Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-03-10
2009-11-03
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S105000, C711S167000, C365S222000
Reexamination Certificate
active
07613883
ABSTRACT:
In a memory device, either a first portion or a second, smaller portion of data retrieved from a storage array is loaded into a data buffer in accordance with a prefetch mode selection and then output from the memory device via a signaling interface. A value that indicates a minimum number of cycles of a clock signal that are to transpire between successive accesses to any one of the storage resources may be received and stored within a configuration circuit of the memory device. If the value indicates a number of clock cycles, N, that is less than a threshold number, the memory device may transfer data associated with a first address between the signaling interface and the data buffer during each of N cycles of the clock signal. If N is greater than or equal to the threshold number, the memory device may transfer the data associated with the first address between the signaling interface and the storage buffer during each of X cycles of the clock signal, and then transfer data associated with the second address between the signaling interface and the storage buffer during each of X cycles of the clock signal, where X is an integer value less than N.
REFERENCES:
patent: 5329489 (1994-07-01), Diefendorff
patent: 5521878 (1996-05-01), Ohtani
patent: 5778436 (1998-07-01), Kedem et al.
patent: 6240047 (2001-05-01), Koelling et al.
patent: 2004/0260884 (2004-12-01), Poznanovic et al.
patent: 2006/0039227 (2006-02-01), Lai et al.
patent: 2006/0112231 (2006-05-01), Ryan et al.
patent: WO01/16954 (2001-03-01), None
International Search Report and Written Opinion for PCT/US2007/063567, European Patent Office, Dec. 11, 2007, 16 pgs.
The International Bureau of WIPO, Geneva, Switzerland, “International Preliminary Report on Patentability,” Sep. 16, 2008, 8 pages.
Bellows Chad A.
Hampel Craig E.
Dudek Edward J
Kim Matt
Mahamedi Paradice Kreisman LLP
Rambus Inc.
LandOfFree
Memory device with mode-selectable prefetch and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device with mode-selectable prefetch and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with mode-selectable prefetch and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4074961