Static information storage and retrieval – Read/write circuit
Reexamination Certificate
2007-01-30
2009-02-10
Dinh, Son (Department: 2824)
Static information storage and retrieval
Read/write circuit
C365S189070
Reexamination Certificate
active
07489563
ABSTRACT:
A memory device is provided including memory cells that are capable of switching between at least two states, where the threshold of a sense signal for detecting the current state depends on a data content of the memory cell. Parallel to a user data block, a primary control word including a predetermined number of bits of a first state is stored in a check section of the cell array. The check section is read by applying sense signals of different amplitudes, where in each case a secondary control word is obtained. By checking in each secondary control word the number of bits of the first state, the margins of the current sense signal amplitude towards the sense window limits may be checked and the sense signal amplitude may be adapted permanently to a sense window drift, so as to enhance the reliability of the memory device.
REFERENCES:
patent: 6456536 (2002-09-01), Sobek et al.
patent: 6768165 (2004-07-01), Eitan
patent: 7167395 (2007-01-01), Kobernik et al.
Augustin Uwe
Heitzer Hans
Irmer Sören
Köbernik Gert
Kux Andreas
Dinh Son
Edell Shapiro & Finnan LLC
Qimonda Flash GmbH & Co. KG
LandOfFree
Memory device with adaptive sense unit and method of reading... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device with adaptive sense unit and method of reading..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with adaptive sense unit and method of reading... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4115729