Memory device with a built-in memory array and a connector...

Details Memory device with a built-in memory array and a connector... Memory device with a built-in memory array and a connector...

2007-03-30

2009-11-03

Tsai, Henry W. H. (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C710S038000

Reexamination Certificate

active

07613857

ABSTRACT:
A memory device is provided comprising a built-in memory array, a first connector configured to connect to a removable memory device comprising a lower-endurance memory array than the built-in memory array, a second connector configured to connect to a host device, and circuitry operative to control read/write operations to the built-in memory array. In another embodiment, a memory device is provided comprising circuitry operative to determine if a removable memory device connected to a first connector of the memory device comprises a memory controller. In yet another embodiment, a memory device is provided comprising a built-in memory array, a connector configured to connect to a removable memory device comprising a memory array without a memory controller, and circuitry operative to control read/write operations to the built-in memory array and the removable memory device's memory array.

REFERENCES:
patent: 5218685 (1993-06-01), Jones
patent: 5887145 (1999-03-01), Harari et al.
patent: 6070226 (2000-05-01), Freeman et al.
patent: 6075706 (2000-06-01), Learmonth et al.
patent: 6226202 (2001-05-01), Kikuchi et al.
patent: 6523132 (2003-02-01), Harari et al.
patent: 6545891 (2003-04-01), Tringali et al.
patent: 6584541 (2003-06-01), Friedman et al.
patent: 6612498 (2003-09-01), Lipponen et al.
patent: 6711043 (2004-03-01), Friedman et al.
patent: 6765813 (2004-07-01), Scheuerlein et al.
patent: 6768661 (2004-07-01), Vyvoda et al.
patent: 6824063 (2004-11-01), Wallace et al.
patent: 6839262 (2005-01-01), Vyvoda et al.
patent: 6996660 (2006-02-01), Moore et al.
patent: 7003619 (2006-02-01), Moore et al.
patent: 7062602 (2006-06-01), Moore et al.
patent: 7114659 (2006-10-01), Harari et al.
patent: 7136883 (2006-11-01), Flamma et al.
patent: 7162549 (2007-01-01), Mambakkam et al.
patent: 7441096 (2008-10-01), Kitamura
patent: 2002/0085404 (2002-07-01), Lu et al.
patent: 2002/0184459 (2002-12-01), Taussig et al.
patent: 2003/0095484 (2003-05-01), Motohashi
patent: 2003/0145141 (2003-07-01), Chen et al.
patent: 2006/0047920 (2006-03-01), Moore et al.
patent: 2008/0244203 (2008-10-01), Gorobets et al.
patent: 0 273 665 (1988-07-01), None
patent: 0 757 317 (1997-02-01), None
patent: 1 327 957 (2003-07-01), None
patent: 1 462 927 (2004-09-01), None
patent: 2374204 (2002-10-01), None
patent: WO 2008/042068 (2008-04-01), None
Office Action for U.S. Appl. No. 11/529,582, filed Dec. 19, 2008, 8 pages.
U.S. Appl. No. 09/877,691; “Method For Re-Directing Data Traffic In A Write-Once Memory Device;” inventors: J. James Tringali, Christopher S. Moore, Roger W. March, James E. Schneider, Derek J. Bosch, And Daniel C. Steere; filed Jun. 8, 2001.
U.S. Appl. No. 11/496,985; “Multi-Use Memory Cell and Memory Array;” inventors: Roy Scheuelein and Tanmay Kumar; filed Jul. 31, 2006.
U.S. Appl. No. 11/496,984; “Method for Using a Multi-Use Memory Cell and Memory Array;” inventors: Roy Scheuelein and Tanmay Kumar; filed Jul. 31, 2006.
U.S. Appl. No. 11/496,874; “Mixed-Use Memory Array;” inventors: Roy Scheuelein; filed Jul. 31, 2006.
U.S. Appl. No. 11/496,983; “Method for Using a Mixed-Use Memory Array;” inventors: Roy Scheuelein; filed Jul. 31, 2006.
U.S. Appl. No. 11/496,870; “Mixed-Use Memory Array with Different Data States;” inventors: Roy Scheuelein and Christopher Petti; filed Jul. 31, 2006.
U.S. Appl. No. 11/497,021; “Method for Using a Mixed-Use Memory Array with Different Data States;” inventors: Roy Scheuelein and Christopher Petti; filed Jul. 31, 2006.
U.S. Appl. No. 11/529,555; “Apparatus Combining Once-Writable and Rewritable Information Storage to Support Data Processing;” inventors: Neil Dunlop and Kevin Kealy; filed Sep. 29, 2006.
U.S. Appl. No. 11/529,582; “Method Combining Once-Writable and Rewritable Information Storage to Support Data Processing;” inventors: Neil Dunlop and Kevin Kealy; filed Sep. 29, 2006.
“SanDisk microSD™ Cards,” 1 page, 2007.
“SanDisk Sansa® Connect™ MP3 Player,” 1 page, 2007.
International Search Report and the Written Opinion for PCT/US2007/019365 dated Apr. 2, 2008, 10 pages.
International Search Report and Written Opinion for PCT/US2008/003112, dated Jun. 4, 2008, 10 pages.
International Search Report and Written Opinion for PCT/US2008/002615, dated Aug. 13, 2008, 9 pages.
Office Action for U.S. Appl. No. 11/731,523, filed Oct. 31, 2008, 18 pages.
Office Action for U.S. Appl. No. 11/731,531, filed Oct. 29, 2008, 11 pages.
Office Action for U.S. Appl. No. 11/529,555, filed May 6, 2009, 10 pages.

Affiliated with

Also associated with

Rating

Memory device with a built-in memory array and a connector... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with a built-in memory array and a connector..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with a built-in memory array and a connector... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4141692