Memory device which can function as two separate memories or a s

Details Memory device which can function as two separate memories or a s Memory device which can function as two separate memories or a s

1989-09-26

1991-02-19

Gossage, Glenn

Static information storage and retrieval

Read/write circuit

Serial read/write

365 78, 36523002, 365239, 36518902, 36523004, G11C 700, G11C 1900, G11C 800

Patent

active

049950053

ABSTRACT:
A FIFO memory device facilitates transfer of data between a host CPU and a peripheral device in one of a number of modes. In one mode, the FIFO memory device functions as two FIFO memories, one for passing data from the host CPU to the peripheral device, and one for passing data to the host CPU from the peripheral device. In another mode, the FIFO memory device functions as a single FIFO which facilitates passing data from the host CPU to the peripheral device or from the peripheral device to the host CPU. The FIFO incloudes two RAMs addressed by a set of address counters. Of importance, the host CPU can bypass the address counters to directly address each RAM, thereby reading data from or writing data into either RAM regardless of the state of the address counters.

REFERENCES:
patent: 3553651 (1971-01-01), Bird et al.
patent: 3629857 (1971-12-01), Faber
patent: 4062059 (1977-12-01), Suzuki et al.
patent: 4093995 (1978-06-01), Smith et al.
patent: 4125870 (1978-11-01), Suzuki et al.
patent: 4138732 (1979-02-01), Suzuki et al.
patent: 4145755 (1979-03-01), Suzuki et al.
patent: 4161778 (1979-07-01), Getson, Jr. et al.
patent: 4163291 (1979-07-01), Suzuki et al.
patent: 4236225 (1980-11-01), Jansen et al.
patent: 4258418 (1981-03-01), Heath
patent: 4270183 (1981-05-01), Robinson et al.
patent: 4271480 (1981-06-01), Vinot
patent: 4285038 (1981-08-01), Suzuki et al.
patent: 4342081 (1982-07-01), Dubuc
patent: 4344132 (1982-08-01), Dixon et al.
patent: 4377843 (1983-03-01), Garringer et al.
patent: 4433394 (1984-02-01), Torii et al.
patent: 4476542 (1984-10-01), Crean et al.
patent: 4486854 (1984-12-01), Yuni
patent: 4493053 (1985-01-01), Thompson
patent: 4507760 (1985-03-01), Fraser
patent: 4521874 (1985-06-01), Rau et al.
patent: 4527233 (1985-07-01), Ambrosius, III et al.
patent: 4535427 (1985-08-01), Jiang
patent: 4694426 (1987-09-01), Mason
patent: 4804161 (1989-02-01), Torii et al.
patent: 4833651 (1989-05-01), Seltzer et al.
patent: 4833655 (1989-05-01), Wolf et al.
patent: 4839866 (1989-06-01), Ward et al.
"8257/8257-5 Programmable DMA Controller", published by Intel Corporation, 1979, pp. 1-73 to 1-89.
Data sheet entitled "FIFO RAM Controller", (Part No. 57/674219), published by Monolithic Memories, Inc., in 1986.
Electronic Design, Jun. 11, 1987, pp. 77-86, Electronic Design Report, "Rich w/logic, Memory ICs Have Their Specialties", by Tunick.
System Design/Memory Systems, Computer Design, Aug. 1, 1986, pp. 109-112, "FIFO RAM Controller Tackles Deep Data Buffering", by Tom Pai.

Affiliated with

Also associated with

Rating

Memory device which can function as two separate memories or a s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device which can function as two separate memories or a s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device which can function as two separate memories or a s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1149733