Memory device verification of multiple write operations

Details Memory device verification of multiple write operations Memory device verification of multiple write operations

2004-10-08

2009-10-13

Peugh, Brian R (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S159000, C714S737000

Reexamination Certificate

active

07603528

ABSTRACT:
Verification operations are utilized to effectively verify multiple associated write operations. A verification operation may be initiated after the issuance of a plurality of write operations that initiate the storage of data to a memory storage device, and may be configured to verify only a subset of the data written to the memory storage device by the plurality of write operations. As a result, verification operations are not required to be performed after each write operation, and consequently, the number of verification operations, and thus the processing and communication bandwidth consumed thereby, can be substantially reduced.

REFERENCES:
patent: 4827115 (1989-05-01), Uchida et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5193154 (1993-03-01), Kitajima et al.
patent: 6032226 (2000-02-01), Arimilli et al.
patent: 6317755 (2001-11-01), Rakers et al.
patent: 6735670 (2004-05-01), Bronstein et al.
patent: 6792506 (2004-09-01), Solomon et al.
patent: 2003/0142429 (2003-07-01), Ataku et al.
patent: 2003/0163763 (2003-08-01), DeLano

Affiliated with

Also associated with

Rating

Memory device verification of multiple write operations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device verification of multiple write operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device verification of multiple write operations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4080642