Memory device using SRAM circuit

Details Memory device using SRAM circuit Memory device using SRAM circuit

2008-06-26

2010-10-19

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Addressing

Multiple port access

C365S189160, C365S189040, C365S189050

Reexamination Certificate

active

07817492

ABSTRACT:
A one read/two write SRAM circuit of which memory cell size is small, and high-speed operation is possible. The SRAM circuit includes first and second flip-flop circuits which are connected in parallel to a common write word line; a first write control circuit which is connected to said first flip-flop circuit, is conducted by a write control signal supplied to said write word line, and supplies a first write signal to said first flip-flop circuit; and a second write control circuit which is connected to said second flip-flop circuit, is conducted by a write control signal supplied to said write word line, and supplies a second write signal to said second flip-flop circuit.

REFERENCES:
patent: 5355335 (1994-10-01), Katsuno
patent: 6044034 (2000-03-01), Katakura
patent: 2004/0053510 (2004-03-01), Little et al.
patent: 2004/0243758 (2004-12-01), Notani
patent: 2005/0270885 (2005-12-01), Masuo
patent: 63-308783 (1988-12-01), None
patent: 4-64990 (1992-02-01), None
patent: 11-261017 (1999-09-01), None
patent: 2002-163890 (2002-06-01), None
patent: 2003-78036 (2003-03-01), None
patent: 2004-355760 (2004-12-01), None
Niel H.E. Weste, et al., “CMOS VLSI design principle from system point of view”, issued by Maruzen Co., Ltd., pp. 310-311, 1988.
International Search Report mailed Feb. 28, 2006 in connection with the International Application No. PCT/JP2005/023917.
Korean Office Action issued on Nov. 25, 2009 in corresponding Korean Patent Application 10-2008-7015590.
European Search Report issued Apr. 6, 2009 in corresponding European Patent Application 05822758.8.
Japanese Office Action issued on Jul. 27, 2010 in related Japanese Patent Application No. 2007-551831.

Affiliated with

Also associated with

Rating

Memory device using SRAM circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device using SRAM circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device using SRAM circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4230926