Memory device that provides test results to multiple output...

Details Memory device that provides test results to multiple output... Memory device that provides test results to multiple output...

2005-11-14

2008-11-25

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Read/write circuit

Plural use of terminal

C365S201000

Reexamination Certificate

active

07457170

ABSTRACT:
A memory device including at least two output pads and at least two memory die. Each of the at least two memory die is configured to provide an output signal that includes compressed test results to any of the at least two output pads.

REFERENCES:
patent: 5935263 (1999-08-01), Keeth et al.
patent: 6009026 (1999-12-01), Tamlyn et al.
patent: 6032274 (2000-02-01), Manning
patent: 6055654 (2000-04-01), Martin
patent: 6389563 (2002-05-01), Oh et al.
patent: 6418072 (2002-07-01), Nakaya et al.
patent: 6484289 (2002-11-01), Hsu
patent: 6543015 (2003-04-01), Wang et al.
patent: 6819611 (2004-11-01), Keeth
patent: 6885212 (2005-04-01), Yamamoto et al.
patent: 7114110 (2006-09-01), Kikuchi et al.
patent: 7126865 (2006-10-01), Hong et al.
patent: 2003/0210269 (2003-11-01), Kikuchi et al.
patent: 2005/0156589 (2005-07-01), Yamamoto et al.

Affiliated with

Also associated with

Rating

Memory device that provides test results to multiple output... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device that provides test results to multiple output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device that provides test results to multiple output... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4044967