Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2005-05-03
2005-05-03
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S005000, C711S115000
Reexamination Certificate
active
06889304
ABSTRACT:
Described is a memory system in which the memory core organization changes with device width. The number of physical memory banks accessed reduces with device width, resulting in reduced power usage for relatively narrow memory configurations. Increasing the number of logic memory banks for narrow memory widths reduces the likelihood of bank conflicts, and consequently improves speed performance.
REFERENCES:
patent: 4766538 (1988-08-01), Miyoshi
patent: 4985867 (1991-01-01), Ishii et al.
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5530814 (1996-06-01), Wong et al.
patent: 5559970 (1996-09-01), Sharma
patent: 5614855 (1997-03-01), Lee et al.
patent: 5652870 (1997-07-01), Yamasaki et al.
patent: 5717871 (1998-02-01), Hsieh et al.
patent: 5717901 (1998-02-01), Sung et al.
patent: 5787267 (1998-07-01), Leung et al.
patent: 5793998 (1998-08-01), Copeland et al.
patent: 5801985 (1998-09-01), Roohparvar et al.
patent: 5852725 (1998-12-01), Yen
patent: 5893927 (1999-04-01), Hovis
patent: 5958033 (1999-09-01), Schubert et al.
patent: 6034878 (2000-03-01), Osaka et al.
patent: 6047347 (2000-04-01), Hansen et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6138185 (2000-10-01), Nelson et al.
patent: 6141273 (2000-10-01), Ku et al.
patent: 6144220 (2000-11-01), Young
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6625687 (2003-09-01), Halbert et al.
patent: 0887737 (1997-10-01), None
patent: 2367400 (2001-04-01), None
The Authoritative Dictionary of IEEE Standards Terms, Copiright 2000, IEEE Press, Seventh Edition, p. 252.*
“A 390-mm2, 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture”, Kirihata, et al. IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999. pp. 1580-1588.
TA 11.6 “An 18Mb, 12.3GB/s CMOS Pipeline-Burst Cache SRAM with 1.54Gb/pin”, Zhao, et al. IEEE International Solid-State Circuits Conference, 1999. 10 pages.
“A 209K-Transistor ECL Gate Array with RAM”, Satoh, et al. IEEE Journal of Solid-State Circuits, vol., 24. No. 5, Oct. 1989. pp. 1275-1281.
“Configurable On-Chip RAM Incorporated Into High Speed Logic Array”, Rodney T. Masumoto. Proceedings of the IEEE 1985 Custom Integrated Circuits Conference, May 20-23, 1985. pp. 243-245.
“IEEE 100 The Authoritative Dictionary of IEEE Standards Terms.” Seventh Edition. Critical piece first to Cross bar switch (p. 252).
Perego Richard E.
Stark Donald C.
Ware Frederick A.
Behiel Arthur J.
Inoa Midys
Padmanabhan Mano
Rambus Inc.
Silicon Edge Law Group LLP
LandOfFree
Memory device supporting a dynamically configurable core... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device supporting a dynamically configurable core..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device supporting a dynamically configurable core... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3413828