Memory device, refresh control circuit to be used for the...

Details Memory device, refresh control circuit to be used for the... Memory device, refresh control circuit to be used for the...

2007-02-20

2007-02-20

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S230030, C365S230060

Reexamination Certificate

active

10786834

ABSTRACT:
A memory space of a memory cell array is divided into a plurality of submemory spaces. A refresh control circuit executes a control of performing refreshment of information to the submemory spaces that are in use at the time of the refreshment of the information and need the refreshment among the plurality of submemory spaces and executes a control of not performing the refreshment to the submemory spaces that are not in use and do not need the refreshment.

REFERENCES:
patent: 6285616 (2001-09-01), Ikabata
patent: 6366515 (2002-04-01), Hidaka
patent: 6385113 (2002-05-01), Longwell et al.
patent: 1 256 957 (2002-11-01), None

Affiliated with

Also associated with

Rating

Memory device, refresh control circuit to be used for the... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device, refresh control circuit to be used for the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device, refresh control circuit to be used for the... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3834401