Memory device interface

Details Memory device interface Memory device interface

2007-12-25

2007-12-25

Thai, Tuan V. (Department: 2186)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C711S100000, C711S154000

Reexamination Certificate

active

11152644

ABSTRACT:
An interface device provided on a motherboard, or with a memory control chip set, translates between a controller, intended to communicate with a packet based memory system, and a non-packet based memory system. Communications from a memory controller, intended to directly communicate with a RAMBUS RDRAM memory system, are translated for a memory system which does not comprise RAMBUS RDRAM. The interface device, or integrated circuit, is not located with the memory system. That is, the memory modules do not include the interface circuit. Instead, the interface device is located with the processor motherboard, or with the controller/bridge integrated circuit chip set, such that it is electrically located between a controller and main memory sockets.

REFERENCES:
patent: 4920483 (1990-04-01), Pogue et al.
patent: 5748635 (1998-05-01), Thomann et al.
patent: 5862154 (1999-01-01), Pawlowski
patent: 5909701 (1999-06-01), Jeddeloh
patent: 5926838 (1999-07-01), Jeddeloh
patent: 5933859 (1999-08-01), Klein
patent: 5935263 (1999-08-01), Keeth et al.
patent: 5954808 (1999-09-01), Paul
patent: 6047361 (2000-04-01), Ingenio et al.
patent: 6108730 (2000-08-01), Dell et al.
patent: 6237079 (2001-05-01), Stoney
patent: 6311258 (2001-10-01), Gibson et al.
patent: 6336180 (2002-01-01), Long et al.
patent: 6370631 (2002-04-01), Dye
patent: 6449679 (2002-09-01), Ryan
patent: 6507898 (2003-01-01), Gibson et al.
“Intel Offers SDRAM Alternative to Rambus on Camino Chipsets”,Computergram International, (Jul. 14, 1999), 1 p.
Carroll, M. , “Compaq, IBM, Others Seek Memory alternatives for Tanner- and Merced-class Systems—Intel Preps Direct Rambus for Servers”,Electronic Engineering Times, (Aug. 17, 1998),p. 1.
Hachman, M. , et al., “Intel Simplifies Transition to New MPUs, Chipsets”,Electronic Buyers News, (Dec. 7, 1998),p. 1.

Affiliated with

Also associated with

Rating

Memory device interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3856673