Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2005-01-18
2005-01-18
Moazzami, Nasser (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S158000, C711S159000, C711S163000, C711S169000
Reexamination Certificate
active
06845433
ABSTRACT:
A system and method for decreasing the memory access time by determining if data will be written directly to the array or be posted through a data buffer on a per command basis is disclosed. A memory controller determines if data to be written to a memory array, such as a DRAM array, is either written directly to the array or posted through a data buffer on a per command basis. If the controller determines that a write command is going to be followed by another write command, the data associated with the first write command will be written directly into the memory array without posting the data in the buffer. If the controller determines that a write command will be followed by a read command, the data associated with the write command will be posted in the data buffer, allowing the read command to occur with minimal delay, and the posted data will then be written into the array when the internal I/O lines are no longer being used to execute the read command.
REFERENCES:
patent: 5388242 (1995-02-01), Jewett
patent: 5471598 (1995-11-01), Quattromani et al.
patent: 5588125 (1996-12-01), Bennett
patent: 5673233 (1997-09-01), Wright et al.
patent: 5881248 (1999-03-01), Mergard
patent: 5881253 (1999-03-01), Seeman
patent: 6018484 (2000-01-01), Brady
patent: 6021459 (2000-02-01), Norman et al.
patent: 6026460 (2000-02-01), David et al.
patent: 6094399 (2000-07-01), Mick
patent: 6301627 (2001-10-01), Neal et al.
patent: 6427189 (2002-07-01), Mulla et al.
patent: 6434665 (2002-08-01), Shepherd et al.
patent: 6647470 (2003-11-01), Janzen
patent: 0 974 978 (2000-01-01), None
Dickstein , Shapiro, Morin & Oshinsky, LLP
Micro)n Technology, Inc.
Moazzami Nasser
Peugh Brian R.
LandOfFree
Memory device having posted write per command does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having posted write per command, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having posted write per command will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3385635