Static information storage and retrieval – Read/write circuit
Reexamination Certificate
2005-11-01
2005-11-01
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
C365S193000, C365S201000
Reexamination Certificate
active
06961269
ABSTRACT:
A memory device has multiple bi-directional data paths. One of the multiple bi-directional data paths is configured to transfer data at one speed. Another one of the multiple bi-directional data paths is configured to transfer data at another speed. The memory device has different modes. Depending on a certain mode, the memory device uses different combinations of the multiple bi-directional data paths to transfer data either at a single speed or at multiple speeds. In some cases, the data represents data information to be stored in memory cells of the memory device. In other cases, the data represents control information and feedback information to be transferred to and from internal circuits, besides the memory cells, of the memory device.
REFERENCES:
patent: 5295254 (1994-03-01), Ogawa
patent: 5483175 (1996-01-01), Ahmad et al.
patent: 5966388 (1999-10-01), Wright et al.
patent: 6678205 (2004-01-01), Johnson et al.
patent: 6684356 (2004-01-01), Raad et al.
patent: 6809990 (2004-10-01), Thomann et al.
Luu Pho M.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Memory device having data paths with multiple speeds does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having data paths with multiple speeds, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having data paths with multiple speeds will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3477402