Memory device having automatic protocol detection

Details Memory device having automatic protocol detection Memory device having automatic protocol detection

2005-02-01

2005-02-01

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S145000, C713S002000

Reexamination Certificate

active

06851014

ABSTRACT:
A memory device includes a memory array, a first protocol circuit, a second protocol circuit, an operation interface, and a protocol detection circuit. The first protocol circuit, which implements a first communication protocol, and the second protocol circuit, which implements a second communication protocol, are coupled in parallel between the memory array and the operation interface. The protocol detection circuit, which is coupled to the operation interface and to the first and second protocol circuits, monitors control signals provided to the operation interface by a host controller to determine which communication protocol the host controller employs. In response thereto, the protocol detection circuit selects one of the first and second protocol circuits to handles communication between the host controller and the memory device.

REFERENCES:
patent: 6188602 (2001-02-01), Alexander et al.
patent: 6286097 (2001-09-01), Chang et al.
patent: 6330635 (2001-12-01), Stafford
patent: 6421765 (2002-07-01), Poisner

Affiliated with

Also associated with

Rating

Memory device having automatic protocol detection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device having automatic protocol detection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having automatic protocol detection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3446508