Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2005-09-20
2005-09-20
Mai, Son (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S189020, C365S233100
Reexamination Certificate
active
06947340
ABSTRACT:
A semiconductor memory device operates at a high speed regardless of variance of power voltage or process change, by consistently keeping variance of the skew between the transfer path of the address and the transfer path of internal operation of the memory device. The semiconductor memory device comprises a memory core for outputting data corresponding an inputted address, a data output buffer for outputting the data that is outputted from the memory core to external, a data transferring unit for transferring the data that is outputted from the memory core to the data output buffer in response to an internal address, and an address transferring unit for receiving the address and passing the received address through an address transfer path that copies a data transfer path through which the data is transferred by the data transferring unit to output the address as the internal address.
REFERENCES:
patent: 5214609 (1993-05-01), Nakai et al.
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 6151271 (2000-11-01), Lee
patent: 6347064 (2002-02-01), Seo
patent: 6426900 (2002-07-01), Maruyama et al.
patent: 6720807 (2004-04-01), Kubo et al.
Blakely & Sokoloff, Taylor & Zafman
Mai Son
LandOfFree
Memory device for reducing skew of data and address does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device for reducing skew of data and address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device for reducing skew of data and address will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3418850