Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1998-06-23
1999-03-09
Nelms, David
Static information storage and retrieval
Read/write circuit
Data refresh
36523003, G11C 700, G11C 800
Patent
active
058810110
ABSTRACT:
A memory device does not operate an input/output sense-amplifier corresponding to a row to be refreshed, thus prevents a data mixing between a row of an active state and another row to be refreshed, thereby performing a refresh operation under an active mode. In addition, if the block of a row to be refreshed is not identical with other block of a row placed at an active state, the memory device performs a refresh operation under an active mode, thereby increasing an effective bandwidth of DRAM.
REFERENCES:
patent: 4486860 (1984-12-01), Takemae et al.
patent: 4907199 (1990-03-01), Dosaka et al.
patent: 5253211 (1993-10-01), Suzuki
patent: 5343430 (1994-08-01), Furuyama
patent: 5347491 (1994-09-01), Kagami
patent: 5566118 (1996-10-01), Shimizu
patent: 5590081 (1996-12-01), Shimizu
Hyundai Electronics Industries Co,. Ltd.
Nath Gary M.
Nelms David
Phan Trong
LandOfFree
Memory device for performing a refresh operation under an active does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device for performing a refresh operation under an active, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device for performing a refresh operation under an active will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1328135