Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2005-10-28
2009-11-10
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S185210, C365S205000
Reexamination Certificate
active
07616513
ABSTRACT:
A memory device, current sense amplifier and method of operating the same are disclosed herein. In accordance with one embodiment, the current sense amplifier circuit may include a pair of cross-coupled transistors, a pair of output nodes and a first pair of load transistors. The pair of cross-coupled transistors may be coupled for receiving a pair of differential currents and for generating a pair of differential voltages, which may then be supplied to the pair of output nodes. The first pair of load transistors may have mutually-connected gate terminals, mutually-connected drain terminals, and a source terminal coupled to a different one of the output nodes. In a unique aspect of the invention, an equalization transistor may coupled between the pair of output nodes for equalizing the pair of differential voltages for a predetermined amount of time at the beginning of a sense cycle. As such, the equalization transistor may be added to prevent the current sense amplifier circuit from generating erroneous results during the predetermined time period.
REFERENCES:
patent: 4397003 (1983-08-01), Wilson et al.
patent: 4669063 (1987-05-01), Kirsch
patent: 5029137 (1991-07-01), Hoshi
patent: 5148399 (1992-09-01), Cho et al.
patent: 5175450 (1992-12-01), Chern
patent: 5327379 (1994-07-01), Pascucci
patent: 5701268 (1997-12-01), Lee et al.
patent: 6052324 (2000-04-01), Tobita
patent: 6061267 (2000-05-01), Houston
patent: 6067256 (2000-05-01), Yamashita et al.
patent: 6115309 (2000-09-01), Coleman, Jr.
patent: 6314028 (2001-11-01), Kono
patent: 6331791 (2001-12-01), Huang
patent: 6396310 (2002-05-01), Shin
patent: 6411560 (2002-06-01), Tanizaki et al.
patent: 6430095 (2002-08-01), Casper
patent: 6449202 (2002-09-01), Akatsu et al.
patent: 6501696 (2002-12-01), Mnich et al.
patent: 6671201 (2003-12-01), Masuda
patent: 6829171 (2004-12-01), Ooishi
patent: 2002/0180491 (2002-12-01), Song et al.
patent: 2003/0198112 (2003-10-01), Eleyan et al.
patent: 2004/0120200 (2004-06-01), Gogl et al.
patent: 2004/0179418 (2004-09-01), Hwang
patent: 2005/0195672 (2005-09-01), Lee
Sinha et al., “High-Performance and Low-Voltage Sense-Amplifier Techniques for sub-90nm SRAM,” © 2003 IEEE, pp. 113-116.
U.S. Appl. No. 10/870,289, filed Jun. 16, 2004.
USPTO Notice of Allowance for U.S. Appl. No. 0/870,289 dated Aug. 1, 2007; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/187,289 dated Feb. 21, 2007; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/870,289 dated Oct. 19, 2006; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/870,289 dated Jun. 8, 2006; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/870,269 dated Jan. 10, 2006; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/870,289 dated Aug. 1, 2005; 7 pages.
Landry Greg J.
Peng Tao
Cypress Semiconductor Corporation
Ho Hoai V
Tran Anthan T
LandOfFree
Memory device, current sense amplifier, and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device, current sense amplifier, and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device, current sense amplifier, and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4140257