Memory device controller

Details Memory device controller Memory device controller

2007-09-18

2007-09-18

Bataille, Pierre (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

Reexamination Certificate

active

10722110

ABSTRACT:
A controller for a memory device and methods are provided. The controller has an updateable register bank adapted to send a first signal to an analog/memory core of the memory device for controlling operation of the analog/memory core. The analog/memory core has an array of flash memory cells and supporting analog access circuitry. A bus controller is coupled to the register bank. The bus controller is adapted to receive a second signal from the register bank and to send a third signal to the register bank for updating the register bank. A select register is coupled to the register bank. A processor is coupled to the bus controller and the select register.

REFERENCES:
patent: 4797876 (1989-01-01), Ratcliff
patent: 5544356 (1996-08-01), Robinson et al.
patent: 5603001 (1997-02-01), Sukegawa et al.
patent: 5668976 (1997-09-01), Zook
patent: 5671388 (1997-09-01), Hasbun
patent: 5754567 (1998-05-01), Norman
patent: 5937423 (1999-08-01), Robinson
patent: 6038635 (2000-03-01), Ideta
patent: 6735661 (2004-05-01), Gelke et al.
patent: 2002/0188820 (2002-12-01), Taruki

Affiliated with

Also associated with

Rating

Memory device controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3758777