Memory device control system

Details Memory device control system Memory device control system

2007-10-09

2007-10-09

Portka, Gary (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

C711S151000, C711S153000, C711S167000, C711S168000

Reexamination Certificate

active

10751659

ABSTRACT:
Even if a plurality of tasks that access a plurality of data areas each having the different control method are operated in parallel and the access requests are generated almost simultaneously, the simultaneous accesses to the memory device can be prevented and also a plurality of tasks can be operated in parallel while maintaining a real-time characteristic since the access request contained in the tasks are divided into partial request units by the access-request mediating portion to switch the access requests.

REFERENCES:
patent: 5432923 (1995-07-01), Taniguchi et al.
patent: 5819276 (1998-10-01), Cai et al.
patent: 5909693 (1999-06-01), Martini
patent: 5963963 (1999-10-01), Schmuck et al.
patent: 6023720 (2000-02-01), Aref et al.
patent: 6247104 (2001-06-01), Suzuki
patent: 6526431 (2003-02-01), Bigbee et al.
patent: 6853382 (2005-02-01), Van Dyke et al.
patent: 6925545 (2005-08-01), March et al.
patent: 7007138 (2006-02-01), Mochida et al.
patent: 2003/0033493 (2003-02-01), Cismas
patent: 2004/0019749 (2004-01-01), Mochida et al.
patent: 2004/0103099 (2004-05-01), Minagawa
patent: 2004/0117547 (2004-06-01), Ogihara et al.
patent: 2004/0123059 (2004-06-01), Suda

Affiliated with

Also associated with

Rating

Memory device control system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device control system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device control system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3855706