Memory device and method of reading data from a memory cell

Details Memory device and method of reading data from a memory cell Memory device and method of reading data from a memory cell

2005-09-20

2005-09-20

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

C365S203000, C365S207000

Reexamination Certificate

active

06947344

ABSTRACT:
The present invention relates to a memory cell having a quasi-folded bit line sensing arrangement with an open bit line cell array. The memory cell array noise is negligible compared to the conventional open bit line. Also, the twisted bit line structure can be applied for the invention to reduce the inter-bit line coupling noise. The embodiments of the present invention reduce the size of the edge array, reduce the sensing power requirements, and provide a simple bit line layout. According to one embodiment of the present invention, a memory device comprises a plurality of sense amplifiers, each sense amplifier enabling access to data associated with arrays of cells; a bit line pair being coupled to each sense amplifier and comprising a bit line and a complementary bit line; a plurality of word lines associated with an array of cells; and a plurality of switches is employed to enable access to memory cells of the memory device. The arrangement of the memory device enables a VBLEQ signal to be coupled directly to the bit lines and complementary bit lines of the memory device. An improved sense amplifier having precharge circuit of a single transistor is also described. According to another aspect of the present invention, a method of reading and writing data in a memory device is described. The method comprises providing a bit line pair having a bit line and a complementary bit line, and coupling the bit line pair to a plurality of sense amplifiers. A plurality of switches is also provided in the bit line pair. The plurality of switches enables access to a memory cell to enable reading and writing data in the memory cell.

REFERENCES:
patent: 4716550 (1987-12-01), Flannagan et al.
patent: 5134588 (1992-07-01), Kubota et al.
patent: 5392249 (1995-02-01), Kan
patent: 5566116 (1996-10-01), Kang
patent: 5648927 (1997-07-01), Tran
patent: 5724294 (1998-03-01), Khieu
patent: 5745423 (1998-04-01), Tai
patent: RE36655 (2000-04-01), Kozaru et al.
patent: 6307768 (2001-10-01), Zimmermann
patent: 6717866 (2004-04-01), Marr
H. Hidaka et al, “Twisted Bit-Line Architectures for Multi-Megabit DRAM's”, IEEE Journal of Solid-State Circuits, vol. 24, No. 1, Feb. 1989.

Affiliated with

Also associated with

Rating

Memory device and method of reading data from a memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device and method of reading data from a memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method of reading data from a memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3372876