Memory device and method for transforming between...

Details Memory device and method for transforming between... Memory device and method for transforming between...

2006-08-30

2008-09-02

Tran, Andrew Q (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185030, C365S185220

Reexamination Certificate

active

07420841

ABSTRACT:
A memory device and a method of operating a memory device is disclosed. In one embodiment of the invention, the memory device includes a plurality of multi-level memory cells each having a number m of levels not matching 2nwith n being a non-zero integer, and a circuit or device for combining the levels of at least two of the memory cells for write and read operations into a set of combined states and for transforming at least a subset of 2ncombinations of the set of combined states into n two-level data bits.

REFERENCES:
patent: 3716852 (1973-02-01), Sawai
patent: 6401193 (2002-06-01), Afsar et al.
patent: 6530058 (2003-03-01), Visconti
patent: 6847550 (2005-01-01), Park
patent: 6975536 (2005-12-01), Maayan et al.
patent: 7017099 (2006-03-01), Micheloni et al.
patent: 2002/0054505 (2002-05-01), Micheloni et al.
patent: 2007/0171697 (2007-07-01), Hoenigschmid et al.
patent: 2007/0206402 (2007-09-01), Liaw et al.
patent: WO 0157876 (2001-08-01), None

Affiliated with

Also associated with

Rating

Memory device and method for transforming between... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device and method for transforming between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method for transforming between... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3989901