Memory device

Details Memory device Memory device

2006-08-01

2006-08-01

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S105000

Reexamination Certificate

active

07085906

ABSTRACT:
A method and system for transferring information within a computer system is provided. The system includes a memory device that has a lower power mode in which data transfer circuitry is not driven by a clock signal, and a higher power mode in which data transfer circuitry is driven by a clock signal. The system further includes a memory controller that sends control signals to the memory device to initiate a data transfer transaction. The memory device receives the control signals asynchronously, and assumes the second mode in response to one of the control signals. While the memory device is in the second mode, the memory controller sends a control signal to identify a particular clock cycle. The memory device synchronously transfers the data. The memory device determines when to begin the data transfer based on the identified clock cycle and the type of data transfer that has been specified.

REFERENCES:
patent: 4293932 (1981-10-01), McAdams
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4334295 (1982-06-01), Nagami
patent: 4388686 (1983-06-01), Haid
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4485461 (1984-11-01), Kobayashi
patent: 4617647 (1986-10-01), Hoshi
patent: 4649522 (1987-03-01), Kirsch
patent: 4694197 (1987-09-01), Sprague
patent: 4734880 (1988-03-01), Collins
patent: 4792929 (1988-12-01), Olson et al.
patent: 4800530 (1989-01-01), Itoh et al.
patent: 4823324 (1989-04-01), Taylor et al.
patent: 4825411 (1989-04-01), Hamano
patent: 4831597 (1989-05-01), Fuse
patent: 4833656 (1989-05-01), Tobita
patent: 4839856 (1989-06-01), Tanaka
patent: 4875192 (1989-10-01), Matsumoto
patent: 4901282 (1990-02-01), Kobayashi
patent: 4979145 (1990-12-01), Remington et al.
patent: 5007028 (1991-04-01), Ohshima et al.
patent: 5034917 (1991-07-01), Bland et al.
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5088062 (1992-02-01), Shikata
patent: 5099481 (1992-03-01), Miller
patent: 5111386 (1992-05-01), Fujishima et al.
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5150329 (1992-09-01), Hoshi
patent: 5173878 (1992-12-01), Sakui et al.
patent: 5179687 (1993-01-01), Hidaka et al.
patent: 5185719 (1993-02-01), Dhong et al.
patent: 5193072 (1993-03-01), Frenkil et al.
patent: 5202857 (1993-04-01), Yanai et al.
patent: 5218572 (1993-06-01), Lee et al.
patent: 5218686 (1993-06-01), Thayer
patent: 5226147 (1993-07-01), Fujishima et al.
patent: 5249277 (1993-09-01), Leftwich et al.
patent: 5249282 (1993-09-01), Segers
patent: 5258953 (1993-11-01), Tsujimoto
patent: 5260905 (1993-11-01), Mori
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5274788 (1993-12-01), Koike
patent: 5276858 (1994-01-01), Oak et al.
patent: 5278789 (1994-01-01), Inoue et al.
patent: 5278792 (1994-01-01), Inoue et al.
patent: 5287327 (1994-02-01), Takasugi
patent: 5291444 (1994-03-01), Scott et al.
patent: 5293340 (1994-03-01), Fujita
patent: 5299169 (1994-03-01), Miyamoto
patent: 5305278 (1994-04-01), Inoue
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5307469 (1994-04-01), Mann
patent: 5311483 (1994-05-01), Takasugi
patent: 5313431 (1994-05-01), Uruma et al.
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5323358 (1994-06-01), Toda et al.
patent: 5325329 (1994-06-01), Inoue et al.
patent: 5327390 (1994-07-01), Takasugi
patent: 5335336 (1994-08-01), Kametani
patent: 5339276 (1994-08-01), Takasugi
patent: 5341341 (1994-08-01), Fukuzo
patent: 5341488 (1994-08-01), Kobayashi
patent: 5343438 (1994-08-01), Choi et al.
patent: 5347491 (1994-09-01), Kagami
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5353253 (1994-10-01), Nakajima
patent: 5353427 (1994-10-01), Fujishima et al.
patent: 5355348 (1994-10-01), Ooishi
patent: 5365489 (1994-11-01), Jeong
patent: 5367493 (1994-11-01), Yamagata
patent: 5379259 (1995-01-01), Fujita
patent: 5379263 (1995-01-01), Ogawa et al.
patent: 5381367 (1995-01-01), Kajimoto
patent: 5381376 (1995-01-01), Kim et al.
patent: 5384735 (1995-01-01), Park et al.
patent: 5384737 (1995-01-01), Childs et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5386385 (1995-01-01), Stephens, Jr.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5394373 (1995-02-01), Kawamoto
patent: 5400292 (1995-03-01), Fukiage et al.
patent: 5402388 (1995-03-01), Wojcicki et al.
patent: 5404335 (1995-04-01), Tobita
patent: 5404338 (1995-04-01), Murai et al.
patent: 5410514 (1995-04-01), Miyatake
patent: 5416743 (1995-05-01), Allan et al.
patent: 5416918 (1995-05-01), Gleason et al.
patent: 5421000 (1995-05-01), Fortino et al.
patent: 5424983 (1995-06-01), Wojcicki et al.
patent: 5426333 (1995-06-01), Maeda
patent: 5426606 (1995-06-01), Takai
patent: 5428573 (1995-06-01), Watanabe
patent: 5430683 (1995-07-01), Hardin et al.
patent: 5430688 (1995-07-01), Takasugi
patent: 5430859 (1995-07-01), Norman et al.
patent: 5438548 (1995-08-01), Houston
patent: 5440511 (1995-08-01), Yamamoto et al.
patent: 5440515 (1995-08-01), Chang et al.
patent: 5444667 (1995-08-01), Obara
patent: 5455803 (1995-10-01), Kodama
patent: 5615376 (1997-03-01), Ranganathan
patent: 5625796 (1997-04-01), Kaczmarczyk et al.
patent: 5655113 (1997-08-01), Leung et al.
patent: 5778419 (1998-07-01), Hansen et al.
patent: 6067272 (2000-05-01), Foss et al.
patent: 0561370 (1992-03-01), None
patent: 5714922 (1982-01-01), None
patent: SHO 62-71428 (1987-03-01), None
Draft Standard for A High-Speed Memory Interface (Sync Link), Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Draft 0.6 IEEE P1596.x-199x, 1995.
J. Sonntag et al. “A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming”, IEEE International Solid State Circuits Conference (ISSCC) Feb. 16, 1990.
M. Johnson et al., “A Variable Delay Line PLL for CPU-Coprocessor Synchronization”, IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1218-1223, (Oct. 1988).
N Kushiyama et al., “A 500-Megabyte/s Data-Rate 4.5M DRAM”, IEEE Journal of Solid-State Circuits, vol. 28, No. 4, pp. 490-498, (Apr. 1993).
T. Lee et al., “A 2.5V CMOS Delay-Locked Loop for an 18Mbit, 500Megabyte/s DRAM”, IEEE Journal of Solid-State Circuits, vol. 29, No. 12, pp. 1491-1496, (Dec. 1994).
JC-42.3 Committee On Ram Memories, Minutes of Meeting No. 72 Sep. 13, 1994 Albuquerque, NM pp. 1-13, Presentation made by NEC “NEC SDRAM Mode Register Item 639” and Attachment “AA”.
Moussouris, J. “The Advanced Systems Outlook-Life Beyond RISC: The next 30 years in high-performance computing”, Computer Letter, Jul. 31, 1989 (an edited excerpt from an address at the fourth annual conference on the Advanced Systems Outlook, in San Francisco, CA (Jun. 5)).
Knut Alnes, “Scalable Coherent Interface”, SCI-Feb89-doc52, Norsk Data, Oslo, Norway, pp. 1-8, May 10, 1989.
Hansen et al., “A RISC Microprocessor with Integral MMU and Cache Interface”, MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp. 145-148.
MOSYS, “MD904 To MD920, Multibank DRAM (MDRAM) 128Kx32 To 656Kx32” Datasheet, Document DS01-2.1, MoSys Inc. California, Dec. 18, 1995, pp. 1-14.
Moussouris et al., “A CMOS Processor with Integrated Systems Functions”, MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp. 126-130.
Takai et al., “250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture”, IEEE Journal of Solid-State Circuits, vol. 29, No. 4, pp. 426-429, (Apr. 1994).

Affiliated with

Also associated with

Rating

Memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3695197