Memory defect masking device

Details Memory defect masking device Memory defect masking device

1992-02-25

1994-01-11

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Bad bit

36523003, 371 102, G11C 700

Patent

active

052787931

ABSTRACT:
A memory defect masking device is to be used in combination with defective memory devices. The memory masking device first stores the addresses of defective memory spaces of the defective memory devices therein and then compares the memory address present at the address lines of the defective memory devices with the addresses stored therein. The defective memory devices are disabled when the memory address present at the address lines tallies with one of the addresses stored in the memory defect masking device. The memory defect masking device is also connected to the data lines of the defective memory devices to permit the former to act as a replacement for the defective space of the defective memory devices. The defective memory devices is therefore operated as if it has no defective memory space.

REFERENCES:
patent: 4722822 (1988-02-01), Thai et al.
patent: 4733372 (1988-03-01), Nanbu et al.
patent: 4829480 (1989-05-01), Seo
patent: 4879687 (1989-11-01), Okamoto et al.
patent: 4891683 (1990-01-01), Chua
patent: 4975881 (1990-12-01), Kagami
patent: 5122987 (1992-06-01), Kihara
patent: 5153880 (1992-10-01), Owen et al.
patent: 5179536 (1993-01-01), Kasa et al.

Affiliated with

Also associated with

Rating

Memory defect masking device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory defect masking device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory defect masking device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1635895