Memory controller with programmable address configuration

Details Memory controller with programmable address configuration Memory controller with programmable address configuration

2000-07-14

2004-01-27

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

C711S105000, C711S154000, C711S170000, C711S217000, C365S230010, C365S189011

Reexamination Certificate

active

06684314

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention.
The invention is related to the field of memory controllers, and in particular, to a memory controller that can be programmed with various address configurations for different memory devices.
2. Statement of the Problem
A memory controller provides a system with access to memory devices. For example, a memory controller provides the interface between a computer processor and a Dynamic Random Access Memory (DRAM). The memory controller translates control signals and addresses that pass between the system and the memory devices. Memory controllers also buffer data during data transfers between the system and the memory devices.
The memory controller uses an address configuration and a memory configuration to translate system addresses into memory addresses and memory device selections. Unfortunately, different memory devices have different address configurations, and different memory systems have different memory configurations. Thus, the memory controller must be designed to use the same address configuration and the same memory configuration as the memory devices. This requires that the specific memory devices for a memory system be selected during system design when it is difficult to predict the future availability and price of specific memory devices.
In addition, many different types of memory controllers are needed to service the many different types of memory devices. Multiple different memory controllers add complexity to memory system design. The current situation also prevents the efficient mass production of a single type of memory controller.
SUMMARY OF THE SOLUTION
The invention solves the above problems with a memory controller that uses a programmable address configuration and memory configuration to convert system addresses into memory addresses and memory device selections. Advantageously, the memory controller does not need to be designed specifically for a given memory device or system because the memory controller can be subsequently programmed with the address configuration of the selected memory devices and with the memory configuration of the selected memory system. Address configuration and memory configuration programming occurs after the memory controller is designed and is manufactured.
The memory controller comprises a programmable interface coupled to address circuitry. The programmable interface is configured to receive configuration signals into the memory controller indicating a selected address configuration. The address circuitry is configured to process system addresses based on the selected address configuration to generate memory addresses. In some examples of the invention, the configuration signals also indicate a selected memory configuration, and the address circuitry is configured to process the system addresses based on the selected memory configuration to generate memory device selections.


REFERENCES:
patent: 4282584 (1981-08-01), Brown et al.
patent: 5522064 (1996-05-01), Aldereguia et al.
patent: 5621678 (1997-04-01), Barnaby et al.
patent: 5768560 (1998-06-01), Lieberman et al.
patent: 5867444 (1999-02-01), Le et al.
patent: 5918242 (1999-06-01), Sarma et al.
patent: 6044474 (2000-03-01), Klein
patent: 6334174 (2001-12-01), Delp et al.
patent: 6366989 (2002-04-01), Keskar et al.
Bazes et al., “A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction,” pp 164-172, IEEE, 1983.*
IBM Technical Disclosure Bulletin, “Programmable Memory Controller,” pp 351-354, vol. 31, Issue No. 9, 1989.

Affiliated with

Also associated with

Rating

Memory controller with programmable address configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller with programmable address configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with programmable address configuration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3187141