Memory controller with command queue look-ahead

Details Memory controller with command queue look-ahead Memory controller with command queue look-ahead

2004-04-28

2008-08-26

Portka, Gary J (Department: 2188)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

C710S039000, C711S169000

Reexamination Certificate

active

07418540

ABSTRACT:
In general, in one aspect, the disclosure describes accessing multiple memory access commands from a one of multiple memory access command queues associated with, respective, banks of a Random Access Memory (RAM) and selecting one of the commands based, at least in part, on the memory access operations identified by the commands and the memory access operation of a previously selected memory access commands.

REFERENCES:
patent: 5903916 (1999-05-01), Pawlowski et al.
patent: 6172893 (2001-01-01), Ryan
patent: 6269433 (2001-07-01), Jones et al.
patent: 6307789 (2001-10-01), Wolrich et al.
patent: 6324624 (2001-11-01), Wolrich et al.
patent: 6427196 (2002-07-01), Adiletta et al.
patent: 6463072 (2002-10-01), Wolrich et al.
patent: 6470433 (2002-10-01), Prouty et al.
patent: 6530001 (2003-03-01), Lee
patent: 6532509 (2003-03-01), Wolrich et al.
patent: 6560667 (2003-05-01), Wolrich et al.
patent: 6606704 (2003-08-01), Adiletta et al.
patent: 6631462 (2003-10-01), Wolrich et al.
patent: 6687247 (2004-02-01), Wilford et al.
patent: 6738831 (2004-05-01), Wolrich et al.
patent: 6839266 (2005-01-01), Garrett, Jr. et al.
patent: 6868476 (2005-03-01), Rosenbluth et al.
patent: 6934951 (2005-08-01), Wilkinson, III et al.
patent: 6941438 (2005-09-01), Wolrich et al.
patent: 2003/0115347 (2003-06-01), Wolrich et al.
patent: 2004/0004968 (2004-01-01), Lakshmanamurthy et al.
patent: 2004/0095948 (2004-05-01), Lin
patent: 2004/0193777 (2004-09-01), LaBerge
patent: 2005/0135367 (2005-06-01), Chandra et al.
patent: 2005/0144413 (2005-06-01), Kuo et al.
patent: 2005/0149725 (2005-07-01), Sydir et al.
patent: 2005/0198361 (2005-09-01), Chandra et la.
patent: 2005/0204111 (2005-09-01), Natarajan
patent: WO 02/33556 (2002-04-01), None
Micron Technical Note: TN-49-02 Exploring the RLDRAM 11 Feature Set; 2004, 4 pages.
Micron Technical Note: TN-46-05 General DDR SDRAM Functionality; 201; 11 pages.
PCT ISR dated Sep. 9, 2005.
Intel, Intel Technology Journal, The Next Gereration og Intel IXP Network Processors, vol. 06, Issue 03, Aug. 15, 2002, pp. 1-15.
Micron, RLDRAM II Memory, Low-Latency, High-Density, High-Bandwidth DRAM, Dec. 12, 2003, pp. 2.
Intel, Intel IXP1200 Network Processor Family, Hareware Reference Manual, Dec. 2001, pp. 1-272.
Pending U.S. Appl. No. 10/798,600, filed Mar. 10, 2004, inventor: Natarajan; Office Action dated Oct. 3, 2006.
PCT/US2005/012089 Int'l Preliminary Report on Patentability and Written Opinion dated Nov. 9, 2006. (pp. 7).
Pending U.S. Appl. No. 10/798,600, filed Mar. 10, 2004, inventor Natarajan.

Affiliated with

Also associated with

Rating

Memory controller with command queue look-ahead does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller with command queue look-ahead, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with command queue look-ahead will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4001524