Memory controller supporting DRAM circuits with different operat

Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

710 52, 710112, 710 58, 710 60, G06F 1316, G06F 13368

Patent

active

061346381

ABSTRACT:
A computer system including synchronous dynamic random access memory (SDRAM) circuits that are capable of operating at different frequencies. A memory controller generates multiple clock signals with appropriate frequencies for use by the SDRAM memory devices. Asynchronous data queues are used to provide data transfers between the SDRAM memory and the processor or other bus master devices residing on a peripheral bus. Upon initialization, the computer system determines the type of SDRAM devices present and provides status information to the memory controller which, in response, generates appropriate clock signals to the SDRAM memory circuits.

REFERENCES:
patent: 4233390 (1980-11-01), Bowers et al.
patent: 4405908 (1983-09-01), Soneda
patent: 5386539 (1995-01-01), Nishi
patent: 5448715 (1995-09-01), Lelm et al.
patent: 5495435 (1996-02-01), Sugahara
patent: 5630096 (1997-05-01), Zuravleff et al.
patent: 5771199 (1998-06-01), Lee
System Logic Products/IC Designs, ICD2023 PC Motherboard Clock Generator, 1 page, Kirkland, Wa.
LSI Logic, Phase-Locked Loops: G10.TM.-p Cel-Based, 605K, 600 K, and 500K Technologies, Aug. 1996, 40 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory controller supporting DRAM circuits with different operat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller supporting DRAM circuits with different operat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller supporting DRAM circuits with different operat will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-479462

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.