Memory controller providing multiple power modes for...

Details Memory controller providing multiple power modes for... Memory controller providing multiple power modes for...

2006-10-24

2006-10-24

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S151000, C713S001000

Reexamination Certificate

active

07127573

ABSTRACT:
A memory controller includes a power mode sensitive reordering device coupled to receive a power mode indication. The memory controller includes a selectable high and low power mode. An indication of which of the high and low power modes is selected is coupled to the power mode sensitive reordering device as the power mode indication. In the low power mode, memory transactions are reordered to minimize power consumption in memory devices controlled by the memory controller.

REFERENCES:
patent: 5638534 (1997-06-01), Mote, Jr.
patent: 5715421 (1998-02-01), Akiyama et al.
patent: 5745913 (1998-04-01), Pattin et al.
patent: 5761452 (1998-06-01), Hooks et al.
patent: 5860106 (1999-01-01), Domen et al.
patent: 5907860 (1999-05-01), Garibay, Jr. et al.
patent: 5926831 (1999-07-01), Revilla et al.
patent: 5999876 (1999-12-01), Irons et al.
patent: 6112265 (2000-08-01), Harriman et al.
patent: 6199138 (2001-03-01), Jeddeloh
patent: 6199145 (2001-03-01), Ajanovic et al.
patent: 6219769 (2001-04-01), Strongin et al.
patent: 6226721 (2001-05-01), Strongin et al.
patent: 6260123 (2001-07-01), Strongin et al.
patent: 6263409 (2001-07-01), Haupt et al.
patent: 6295553 (2001-09-01), Gilbertson et al.
patent: 6334159 (2001-12-01), Haupt
patent: 6381672 (2002-04-01), Strongin et al.
patent: 6381683 (2002-04-01), Strongin et al.
patent: 6496905 (2002-12-01), Yoshioka et al.
patent: 6510497 (2003-01-01), Strongin et al.
patent: 6546439 (2003-04-01), Strongin et al.
patent: 6564284 (2003-05-01), Christenson
patent: 6680878 (2004-01-01), Minabe et al.
V. Tiwari and M. T-C. Lee, “Power Analysis of a 32-bit Embedded Microcontroller”, In Proc. The Asia and South Pacific Design Automation Conference, pp. 4 and 16. 1995.
Su, Ching-Long and Tsui, Chi-Ying and Despain, Alvin M., “Low Power Architecture Design and Compilation Techniques For High-Performance Processors”, Sections 1.2 and 4-5, Feb. 1994.
IBM Technical Disclosure Bulletin, vol. 38, No. 9, Sep. 1995 Method for Maintaining Coherency When Entering and Exiting Low-Power Mode in a Memory Controller Supporting Transaction Posting.
Micron Technology, Inc., “Double Data Rate SDRAM”, 1999, pp. 1-53.
Micron Technology, Inc., “Rambus™ DRAM”, 1999, pp. 1-4.
Micron Technology, Inc., “Rambus® RIMM™”, 1999, pp. 1-6.
Micron Technology, Inc., “Synchronous DRAM”, 1999, pp. 1-53.
Rambus, Inc., “Rambus® Technology Overview”, Feb. 1999, pp. 1-10.
Rambus, Inc., Direct Rambus™ System and Board Design Considerations, May 1998, pp. 1-3.
Micron Technology, Inc., “SDRAM Write to Active Command Timing”, 1998, pp. 1-4.
U.S. Appl. No. 09/208,569, filed Dec. 9, 1998, entitled “Method and Systems for Generating and Utilizing Speculative Memory Access Requests in Data Processing Systems”, by Geoffrey S. S. Strongin and Qadeer A. Qureshi.
U.S. Appl. No. 09/207,971, filed Dec. 9, 1998, entitled “Method and System for Page-State Sensitive Memory Control and Access in Data Processing Systems”, by Geoffrey S. S. Strongin and Qadeer Ahmad Qureshi.
Dennis Lee and Jean-Loup Baer, “Instruction Cache Fetch Policies for Speculative Execution,” 1995 ACM 0-89791-698-0/95/0006 . . . , pp. 357-367.
Anne Rogers and Kai Li, “Software Support for Speculative Loads,” 1992 ACM 0-89791-535-6/0010/0038 . . . , pp. 38-50.

Affiliated with

Also associated with

Rating

Memory controller providing multiple power modes for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller providing multiple power modes for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller providing multiple power modes for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3688125