Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2011-01-25
2011-01-25
Ellis, Kevin L (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S159000
Reexamination Certificate
active
07877558
ABSTRACT:
A system includes a processor coupled to a memory through a memory controller. The memory controller includes first and second queues. The memory controller receives memory requests from the processor, assigns a priority to each request, stores each request in the first queue, and schedules processing of the requests based on their priorities. The memory controller changes the priority of a request in the first queue in response to a trigger, sends a next scheduled request from the first queue to the second queue in response to detecting the next scheduled request has the highest priority of any request in the first queue, and sends requests from the second queue to the memory. The memory controller changes the priority of different types of requests in response to different types of triggers. The memory controller maintains a copy of each request sent to the second queue in the first queue.
REFERENCES:
patent: 6170042 (2001-01-01), Gaertner et al.
patent: 6182177 (2001-01-01), Harriman
patent: 6381683 (2002-04-01), Strongin et al.
patent: 6510497 (2003-01-01), Strongin et al.
patent: 6732242 (2004-05-01), Hill et al.
patent: 7210009 (2007-04-01), Gulick et al.
patent: 2002/0002655 (2002-01-01), Hoskins
patent: 2003/0070055 (2003-04-01), Johnson et al.
patent: 2005/0055517 (2005-03-01), Olds et al.
patent: 2008/0077720 (2008-03-01), Fanning
Hughes William A.
Isaac Roger
Kalyanasundharam Vydhyanathan
Madrid Philip E.
Advanced Micro Devices , Inc.
Bertram Ryan
Ellis Kevin L
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rankin Rory D.
LandOfFree
Memory controller prioritization scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller prioritization scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller prioritization scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2625281