Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate
2006-09-05
2006-09-05
Kim, Hong (Department: 2185)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Counting, scheduling, or event timing
C713S501000, C711S167000, C711S154000, C711S105000, C365S233100, C365S193000
Reexamination Certificate
active
07103793
ABSTRACT:
A double data rate memory controller is provided with a plurality of data and strobe pads, means for receiving data and strobe signals via said pads at 1x double data rate memory speed, and means for receiving data and strobe signals via said pads at Mx double data rate memory speed (M2).
REFERENCES:
patent: 5255241 (1993-10-01), Stern et al.
patent: 5418924 (1995-05-01), Dresser
patent: 5522064 (1996-05-01), Aldereguia et al.
patent: 5548786 (1996-08-01), Amini et al.
patent: 5594877 (1997-01-01), Lentz et al.
patent: 5701438 (1997-12-01), Bains
patent: 5727005 (1998-03-01), Le et al.
patent: 5809340 (1998-09-01), Bertone et al.
patent: 5906003 (1999-05-01), Runas
patent: 5974499 (1999-10-01), Norman et al.
patent: 5983328 (1999-11-01), Potts et al.
patent: 6005412 (1999-12-01), Ranjan et al.
patent: 6009533 (1999-12-01), Zick
patent: 6011751 (2000-01-01), Hirabayashi
patent: 6060916 (2000-05-01), Park
patent: 6065132 (2000-05-01), Takano
patent: 6125078 (2000-09-01), Ooishi et al.
patent: 6144598 (2000-11-01), Cooper et al.
patent: 6205046 (2001-03-01), Maesako
patent: 6288971 (2001-09-01), Kim
patent: 6324119 (2001-11-01), Kim
patent: 6338113 (2002-01-01), Kubo et al.
patent: 6370630 (2002-04-01), Mizuyabu et al.
patent: 6414868 (2002-07-01), Wong et al.
patent: 6424198 (2002-07-01), Wolford
patent: 6480946 (2002-11-01), Tomishima et al.
patent: 6525565 (2003-02-01), Young et al.
patent: 6530001 (2003-03-01), Lee
patent: 6532525 (2003-03-01), Aleksic et al.
patent: 6553450 (2003-04-01), Dodd et al.
patent: 6570944 (2003-05-01), Best et al.
patent: 6615345 (2003-09-01), LaBerge
patent: 6625702 (2003-09-01), Rentschler et al.
patent: 6633965 (2003-10-01), Rentschler et al.
patent: 6678811 (2004-01-01), Rentschler et al.
patent: 6694416 (2004-02-01), Thomann et al.
patent: 6806733 (2004-10-01), Pan et al.
patent: 6895484 (2005-05-01), Wen et al.
patent: 2001/0003837 (2001-06-01), Norman et al.
patent: 2001/0046163 (2001-11-01), Yanagawa
patent: 2001/0054135 (2001-12-01), Matsuda
patent: 2002/0147896 (2002-10-01), Rentschler et al.
patent: 2002/0172079 (2002-11-01), Hargis et al.
patent: 2004/0240275 (2004-12-01), Koo
patent: WO99/04494 (1999-01-01), None
“DDR SDRAM Registered DIMM Design Specification”, IBM, Mar. 2000 (62 pages).
“DDR SDRAM Module Serial Presence Detect Definitions”, IBM, Oct. 1999 (34 pages).
JEDEC Standard No. 79, “Double Data Rate (DDR) SDRAM Specification”, Jun. 2000 (72 pages).
“Preliminary Publication of JEDEC Semiconductor Memory Standards-DDR SDRAM Specification”, Aug. 1999 (73 pages).
Hargis Jeffrey G.
Johnson Leith L.
Letey George T.
Rentschler Eric M.
LandOfFree
Memory controller having receiver circuitry capable of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller having receiver circuitry capable of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller having receiver circuitry capable of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3596223