Memory controller for multilevel cell memory

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S758000, C714S775000, C360S053000, C365S200000

Reexamination Certificate

active

07096406

ABSTRACT:
A N-level cell memory controlled by the memory controller of the invention have an internal configuration in which the plurality of data input/output terminals connected to the second data bus are separated into first through Mth data input/output terminal groups, such that there is no redundancy in the n bits of data associated with one N-level cell. Together with this, the memory controller separates the plurality of data bits on the first data bus into first through Mth data groups, the ECC circuits generate error-correction codes for each of these data groups, and the first through Mth data groups and first through Mth error correction codes are input to the first through Mth data input/output terminals of the N-level cell memory, via the second data bus.

REFERENCES:
patent: 5640349 (1997-06-01), Kakinuma et al.
patent: 5724285 (1998-03-01), Shinohara
patent: 5754566 (1998-05-01), Christopherson et al.
patent: 5859858 (1999-01-01), Leeman
patent: 6076182 (2000-06-01), Jeddeloh
patent: 6601211 (2003-07-01), Norman
patent: 6891759 (2005-05-01), Katayama et al.
patent: 0 858 076 (1998-08-01), None
patent: 0 940 752 (1999-09-01), None
patent: A-11-250695 (1999-09-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory controller for multilevel cell memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller for multilevel cell memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for multilevel cell memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3676332

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.