Memory controller for controlling memory accesses across network

Details Memory controller for controlling memory accesses across network Memory controller for controlling memory accesses across network

1997-07-10

2000-03-28

Lim, Krisna

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711120, 711141, 711150, 707201, 709213, 709214, G06F 1314

Patent

active

06044438&

ABSTRACT:
A shared memory parallel processing system interconnected by a multi-stage network combines new system configuration techniques with special-purpose hardware to provide remote memory accesses across the network, while controlling cache coherency efficiently across the network. The system configuration techniques include a systematic method for partitioning and controlling the memory in relation to local verses remote accesses and changeable verses unchangeable data. Most of the special-purpose hardware is implemented in the memory controller and network adapter, which implements three send FIFOs and three receive FIFOs at each node to segregate and handle efficiently invalidate functions, remote stores, and remote accesses requiring cache coherency. The segregation of these three functions into different send and receive FIFOs greatly facilitates the cache coherency function over the network. In addition, the network itself is tailored to provide the best efficiency for remote accesses.

REFERENCES:
patent: 4399504 (1983-08-01), Watts et al.
patent: 4562539 (1985-12-01), Vince
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4965719 (1990-10-01), Shoens et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5442758 (1995-08-01), Slingwine et al.
patent: 5444705 (1995-08-01), Olnowich et al.
patent: 5452447 (1995-09-01), Nelson et al.
patent: 5499349 (1996-03-01), Nikhil et al.
patent: 5530816 (1996-06-01), Holt
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5537569 (1996-07-01), Masubichi
patent: 5537574 (1996-07-01), Elko et al.
patent: 5557792 (1996-09-01), Josten et al.
patent: 5561809 (1996-10-01), Elko et al.
patent: 5592625 (1997-01-01), Sandberg
patent: 5610953 (1997-03-01), Olnowich et al.
patent: 5611049 (1997-03-01), Pitts
patent: 5737568 (1998-04-01), Hamaguchi et al.
patent: 5832534 (1998-11-01), Singh et al.
M. Duboise et al. "Effects of Cache Coherency in Mulitprocessors", IEEE Transactions on Computers, vol. C-31, No. 11, Nov. 1982.

Affiliated with

Also associated with

Rating

Memory controller for controlling memory accesses across network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller for controlling memory accesses across network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for controlling memory accesses across network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1335429