Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-08-20
1998-11-03
DeCady, Albert
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39518207, 711204, 711206, G06F 1100
Patent
active
058322051
ABSTRACT:
A memory controller for a microprocessor including apparatus to both detect a failure of speculation on the nature of the memory being addressed, and apparatus to recover from such failures.
REFERENCES:
patent: 4896257 (1990-01-01), Ikeda et al.
patent: 4954942 (1990-09-01), Masuda et al.
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5442766 (1995-08-01), Chu et al.
patent: 5465337 (1995-11-01), Kong
patent: 5526510 (1996-06-01), Akkary et al.
patent: 5553255 (1996-09-01), Jain et al.
patent: 5561814 (1996-10-01), Glew et al.
patent: 5564111 (1996-10-01), Glew et al.
patent: 5566298 (1996-10-01), Boggs et al.
patent: 5581722 (1996-12-01), Welland
patent: 5613083 (1997-03-01), Glew et al.
Cmelik Robert F.
Kelly Edmund J.
Wing Malcolm John
Baderman Scott T.
De'cady Albert
King Stephen L.
Transmeta Corporation
LandOfFree
Memory controller for a microprocessor for detecting a failure o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller for a microprocessor for detecting a failure o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for a microprocessor for detecting a failure o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-700424