Memory controller configurable to allow bandwidth/latency...

Details Memory controller configurable to allow bandwidth/latency... Memory controller configurable to allow bandwidth/latency...

2007-09-11

2007-09-11

Sparks, Donald (Department: 2187)

Electrical computers and digital processing systems: memory

Address formation

Address multiplexing or address bus manipulation

C711S168000

Reexamination Certificate

active

10269913

ABSTRACT:
A memory controller includes a plurality of channel control circuits. Each of the plurality of channel control circuits is coupled to a respective one of a plurality of channels which are coupled to a memory system. The plurality of channel control circuits are coupled to receive an indication of whether or not the plurality of channels are ganged. Data is transferred for a first command on each of the plurality of channels responsive to the indication indicating that the plurality of channels are ganged. Responsive to the indication indicating that the plurality of channels are not ganged, data is transferred for the first command on a selected channel of the plurality of channels. In some embodiments, the memory controller may be integrated with one or more processors.

REFERENCES:
patent: 5448715 (1995-09-01), Lelm et al.
patent: 5721839 (1998-02-01), Callison et al.
patent: 6076139 (2000-06-01), Welker et al.
patent: 6101568 (2000-08-01), Richardson
patent: 6205506 (2001-03-01), Richardson
patent: 6304947 (2001-10-01), Killig et al.
patent: 6321303 (2001-11-01), Hoy et al.
patent: 6449701 (2002-09-01), Cho
patent: 6470409 (2002-10-01), Ridgeway
patent: 6625685 (2003-09-01), Cho et al.
patent: 6738881 (2004-05-01), Ollivier et al.
patent: 6766385 (2004-07-01), Dodd et al.
Halfhill, “SiByte Reveals 64-bit Core for NPUs,” Microprocessor Report, Jun. 2000, pp. 45-48.
82420 PCIset Cache/Memory Subsystem, © 1993 Intel Corporation, pp. 23-149
82430PCIset Cache/Memory Subsystem, © 1993 Intel Corporation, pp. 53-168.
Digital Semiconductor 21172, Core Logic Chipset, Technical Reference Manual, © Digital Equipment Corporation, Apr. 1996, Ch. 3 pp. 17-27; Ch. 4 pp. 49-61.

Affiliated with

Also associated with

Rating

Memory controller configurable to allow bandwidth/latency... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller configurable to allow bandwidth/latency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller configurable to allow bandwidth/latency... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3803091