Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2008-05-27
2008-05-27
Phan, Trong (Department: 2827)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S230060, C365S230080
Reexamination Certificate
active
10834757
ABSTRACT:
A memory controller and a semiconductor device comprising the same are provided. The semiconductor device comprises a memory block comprising a plurality of memory banks and a memory controller. The memory controller outputs an auto refresh command and memory bank information indicating a memory bank that is to be auto refreshed in an auto refresh mode. Thus, only the selected memory bank performs an auto refresh operation in the auto refresh mode while reducing current consumption in the semiconductor device.
REFERENCES:
patent: 5627791 (1997-05-01), Wright et al.
patent: 5999472 (1999-12-01), Sakurai
patent: 6262931 (2001-07-01), Kono et al.
patent: 6285616 (2001-09-01), Ikabata
patent: 6381188 (2002-04-01), Choi et al.
patent: 6426909 (2002-07-01), Tomita
patent: 7013363 (2006-03-01), Janzen
patent: P1999-0082643 (1999-11-01), None
patent: 1020000052491 (2000-08-01), None
F. Chau & Assoc. LLC
Phan Trong
LandOfFree
Memory controller and semiconductor comprising the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller and semiconductor comprising the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller and semiconductor comprising the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3943408