Memory controller and method for intermittently activating and i

Details Memory controller and method for intermittently activating and i Memory controller and method for intermittently activating and i

1997-07-21

2000-06-06

Gossage, Glenn

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

711105, 713323, 713322, 713502, 713601, 365227, 365233, G06F 1300, G06F 108, G11C 700, G11C 11407

Patent

active

060732237

ABSTRACT:
A memory controller and method for intermittently providing a clock signal to a synchronous memory. While no transactions are occurring, a clock signal is held in an idle state. Upon the start of a transaction with the synchronous memory, the clock signal is activated. When activated, the clock signal functions as a periodic timing reference clock. The clock signal remains active during the transaction. Upon completion of the transaction, the clock signal returns to the idle state. In one embodiment, a finite state machine utilizes a counter to control the process. Upon the start of a transaction with the synchronous memory a new count is loaded in a counter. The value for the new count depends, for example, on the number of commands necessary to complete the transaction. The counter, beginning with the new count, regularly increments. When the counter reaches a maximum value, the clock signal returns to the idle state. The clock signal remains in the idle state until the start of a second transaction with the synchronous memory. Then, again the clock signal is activated. The clock signal remains active during the second transaction. Upon completion of the second transaction, the clock signal is again returned to the idle state.

REFERENCES:
patent: 5337285 (1994-08-01), Ware et al.
patent: 5623453 (1997-04-01), Shinozaki
patent: 5742194 (1998-04-01), Saeki
patent: 5848014 (1998-12-01), Yukshing
patent: 5880998 (1999-03-01), Tanimura et al.
JEDEC Standard No. 21-C, p. 3.11.5-18, Release 4, (date unknown).
Product description of NEC .mu.PD4564441 and NEC .mu.PD45648841, pp. 9, 14, 18, available from NEC Corporation, (date unknown).

Affiliated with

Also associated with

Rating

Memory controller and method for intermittently activating and i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller and method for intermittently activating and i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller and method for intermittently activating and i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2223982