Memory controller and method for coupling a network and a...

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711SE12057

Reexamination Certificate

active

08037254

ABSTRACT:
A memory controller (SMC) is provided for coupling a memory (MEM) to a network (N; IM). The memory controller (SMC) comprises a first interface (PI) for connecting the memory controller (SMC) to the network (N; IM). The first interface (PI) is arranged for receiving and transmitting data streams (ST1-ST4). A streaming memory unit (SMU) is coupled to the first interface (PI) for controlling data streams (ST1-ST4) between the network (N; IM) and the memory (MEM). Said streaming memory unit (SMU) comprises a buffer (B) for temporarily storing at least part of the data streams (ST1-ST4). A buffer managing unit (BMU) is provided for managing a temporarily storing of data streams (ST1-ST4) in the buffer (B) in a first and second operation mode (1OM; 2OM). In the first operation mode (1OM), data from the data streams (ST1-ST4) to be stored in the memory (MEM) are temporarily stored in the buffer (B) until a portion of the buffer (B) is occupied. In the second operation mode (2OM), after the portion of the buffer (B) is occupied, the buffer managing unit (BMU) divides the buffer (B) into a pre-fetch buffer (PFB) for buffering pre-fetched data from the memory (MEM) and a write-back buffer (WBB) for buffering data to be written back to the memory (MEM).

REFERENCES:
patent: 5777657 (1998-07-01), Negishi et al.
patent: 6163818 (2000-12-01), Nguyen et al.
patent: 2004/0255227 (2004-12-01), Borsum et al.
patent: 2005/0253858 (2005-11-01), Ohkami et al.
patent: 0 982 661 (2000-03-01), None
patent: 2006/059283 (2006-06-01), None
patent: 2006/134550 (2006-12-01), None
Rixner, S. 2004. Memory Controller Optimizations for Web Servers. In Proceedings of the 37th Annual IEEE/ACM international Symposium on Microarchitecture (Portland, Oregon, Dec. 4-8, 2004). International Symposium on Microarchitecture. IEEE Computer Society.
De Kock, et al. “YAPI: Application Modeling for Signal Processing Systems,” Proc. of the Design Automation Conf., pp. 402-405 (Jun. 2000).
Hennessy, J. et al. “Computer Architecture. A Quantitative Approach” Morgan Kaufmann Publishers, pp. 435-442 (2003).
Burchard, A. et al. “A Real-Time Streaming Memory Controller,” Proc. Design Automation and Test in Europe, IEEE, pp. 20-25 (Mar. 2005).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory controller and method for coupling a network and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller and method for coupling a network and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller and method for coupling a network and a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4277589

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.