Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-08-16
1999-07-06
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711106, 711169, G06F 1316
Patent
active
059208988
ABSTRACT:
A memory controller is described that comprises individual control segments for controlling memory that is divided into individual pairs of memory segments. The programmable memory controller provides improved average access times for memory devices by reducing the number of wait cycles between memory operations. A common data bus is shared between the memory segments. Each control segment provides individual sets of address and control lines to each memory segment so that control sequences can occur simultaneously between multiple control and memory segments. Accordingly, when a control sequence is in process within one segment, another control sequence can occur simultaneously in another segment. By overlapping control sequences in this fashion, the bandwidth of the data bus is increased by remaining idle less frequently. Each control segment provides a plurality of allow mode signals to the other control segment. The allow mode signals are used by a request selector to select a memory request from a plurality of pending memory requests, such that the selected request can begin as soon as one of the control segments is ready to accept such a request.
REFERENCES:
patent: 4384326 (1983-05-01), Devchoudhury
patent: 5040153 (1991-08-01), Fung et al.
patent: 5043937 (1991-08-01), Glaise et al.
patent: 5129073 (1992-07-01), Murakami et al.
patent: 5265231 (1993-11-01), Nuwayser
patent: 5283877 (1994-02-01), Gastinel et al.
patent: 5313624 (1994-05-01), Harriman et al.
patent: 5507005 (1996-04-01), Kojima et al.
patent: 5625790 (1997-04-01), Cutter
patent: 5634038 (1997-05-01), Saitoh
patent: 5761731 (1998-06-01), Van Doren et al.
patent: 5761732 (1998-06-01), Shaberman et al.
"Shared Memory Design with Input and Output Queues", IBM Technical Disclosure Bulletin, vol. 34, No. 2, pp. 400-403, Jul. 1991.
"Multiprocessing System Memory Access Queue and Scheduling Apparatus", IBM Technical Disclosure Bulletin, vol. 34, No. 12, pp. 299-300, May 1992.
Bolyn Philip C.
Luba Mark D.
King , Jr. Conley B.
Samuels Steven B.
Sowell John B.
Starr Mark T.
Swann Tod R.
LandOfFree
Memory control unit providing optimal timing of memory control s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control unit providing optimal timing of memory control s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control unit providing optimal timing of memory control s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-907893