Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Patent
1997-06-24
2000-02-15
Gossage, Glenn
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
711151, 711150, 710241, 710244, 710242, G06F 13364
Patent
active
060264640
ABSTRACT:
A memory control system and method for controlling access to a global memory. The global memory has multiple memory banks coupled to a memory bus. Multiple memory controllers are coupled between processing devices and the memory bus. The memory controllers control access of the processing devices to the multiple memory banks by independently monitoring the memory bus with each memory controller. The memory controllers track which processing devices are currently accessing which memory banks. The memory controllers overlap bus transactions for idle memory banks. The bus transactions include a control bus cycle that initially activates the target memory bank and data bus cycles that transfer data for previously activated memory banks. A control bus arbiter coupled to the memory bus grants activation of the multiple memory banks according to a first control bus request signal and a separate data bus arbiter operating independently of the control bus arbiter grants data transfer requests according to a second data bus request signal.
REFERENCES:
patent: 4644532 (1987-02-01), George et al.
patent: 4818932 (1989-04-01), Odenheimer
patent: 5014265 (1991-05-01), Hahne et al.
patent: 5168558 (1992-12-01), Natusch et al.
patent: 5412788 (1995-05-01), Collins et al.
patent: 5440713 (1995-08-01), Lin et al.
patent: 5463755 (1995-10-01), Dumarot et al.
patent: 5594876 (1997-01-01), Getzlaff et al.
patent: 5761731 (1998-06-01), Van Doren et al.
patent: 5784582 (1998-07-01), Hughes
patent: 5870572 (1999-02-01), Garcia
Cisco Technology Inc.
Gossage Glenn
LandOfFree
Memory control system and method utilizing distributed memory co does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control system and method utilizing distributed memory co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control system and method utilizing distributed memory co will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1915199