Memory control system and method

Details Memory control system and method Memory control system and method

1989-09-21

1994-02-01

Dixon, Joseph L.

Static information storage and retrieval

Read/write circuit

Serial read/write

36523005, 365236, 371 13, 371 32, 371 33, G11C 700, G11C 800, G08C 2502, H04L 118

Patent

active

052837637

ABSTRACT:
A method for retransmitting selected data elements read from a memory. A first sequence of individually addressable data elements d.sub.1, d.sub.2, . . . , d.sub.n are read from the memory. First and second signals indicate whether each data element was read without or with, respectively, a transmission error. A second sequence of data elements d.sub.i, d.sub.i+1, . . . , d.sub.n, where d.sub.i is the first data element of the first sequence to have a transmission error is then retransmitted.

REFERENCES:
patent: 4037091 (1977-07-01), Beuscher
patent: 4051355 (1977-09-01), Lin
patent: 4344171 (1982-08-01), Lin et al.
patent: 4423482 (1987-09-01), Mason
patent: 4535455 (1985-08-01), Peterson
patent: 4598402 (1986-07-01), Matsumoto et al.
patent: 4604750 (1986-08-01), Manton et al.
patent: 4641305 (1987-02-01), Joyce et al.
patent: 4672614 (1987-06-01), Yoshida
patent: 4694426 (1983-12-01), Hargrove et al.
patent: 4740969 (1988-04-01), Fremont
patent: 4754396 (1988-06-01), Horst et al.
patent: 4823321 (1989-04-01), Aoyama
patent: 4841439 (1989-06-01), Nishikawa et al.
patent: 4873666 (1989-10-01), Lefebvre et al.

Affiliated with

Also associated with

Rating

Memory control system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory control system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-584547