Computer graphics processing and selective visual display system – Computer graphics display memory system – Memory allocation
Reexamination Certificate
2005-09-20
2009-11-03
Yang, Ryan R (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Memory allocation
C345S531000
Reexamination Certificate
active
07612781
ABSTRACT:
A graphic memory is space-divided into a first area and a second area. In the first area, a task corresponding to a predetermined application is executed regardless of which task is processed by a main processor. A switchable area is divided in time so that data related to tasks corresponding to a plurality of applications is sequentially stored in the switchable area in accordance with task switching in the main processor.
REFERENCES:
patent: 4780708 (1988-10-01), Tokumitsu
patent: 5252953 (1993-10-01), Sandrew et al.
patent: 5353404 (1994-10-01), Abe et al.
patent: 5539893 (1996-07-01), Thompson et al.
patent: 5940091 (1999-08-01), Nakamura
patent: 6614438 (2003-09-01), Bru
patent: 6664969 (2003-12-01), Emerson et al.
patent: 6720974 (2004-04-01), Yoshioka et al.
patent: 6724390 (2004-04-01), Dragony et al.
patent: 6724396 (2004-04-01), Emmot et al.
patent: 6831652 (2004-12-01), Orr
patent: 6856320 (2005-02-01), Rubinstein et al.
patent: 6912000 (2005-06-01), Shigeta
patent: 6937244 (2005-08-01), Hong
patent: 6947050 (2005-09-01), Jeddeloh
patent: 6982719 (2006-01-01), Deering et al.
patent: 7081897 (2006-07-01), Garg
patent: 7206003 (2007-04-01), Nose et al.
patent: 7369134 (2008-05-01), Collins et al.
patent: 2002/0070941 (2002-06-01), Peterson et al.
patent: 2002/0110351 (2002-08-01), Champion et al.
patent: 0 439 201 (1991-07-01), None
patent: 10-111858 (1998-04-01), None
patent: 11-149570 (1999-06-01), None
patent: 2000-235501 (2000-08-01), None
patent: 2004-505355 (2004-02-01), None
patent: 02/09083 (2002-01-01), None
International Preliminary Report on Patentability dated Jan. 29, 2007 for corresponding International Application No. PCT/JP2005/016199.
International Search Report dated Nov. 24, 2005 from corresponding International Application PCT/JP2005/016199.
Notification of Transmittal dated Dec. 5, 2005 from corresponding International Application PCT/JP2005/016199.
Written Opinion of the International Searching Authority dated Dec. 5, 2005 from corresponding International Application PCT/JP2005/016199.
Notification of Reason(s) for Refusal mailed Jul. 8, 2008, from the corresponding Japanese Application.
Chinese First Office Action dated Feb. 6, 2009, from the corresponding Chinese Application.
Decision of Refusal dated Dec. 2, 2008, from the corresponding Japanese Application.
Aoki Sachiyo
Kaneko Motoi
Washizu Yoshinori
Yamanoue Kaoru
Katten Muchin & Rosenman LLP
Sony Computer Entertainment Inc.
Yang Ryan R
LandOfFree
Memory control method of graphic processor unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control method of graphic processor unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control method of graphic processor unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4130575