Memory control for multiple read requests

Details Memory control for multiple read requests Memory control for multiple read requests

2006-07-11

2006-07-11

Portka, Gary (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S150000, C711S151000

Reexamination Certificate

active

07076627

ABSTRACT:
Multiple read requests are prioritized. A first one of the prioritized read requests is issued to a memory device. Bits from the memory device are received for the first read request. After issuing the first read request, a second one of the prioritized read requests is issued to the memory device prior to or while receiving bits from the memory device for the first read request.

REFERENCES:
patent: 3931613 (1976-01-01), Gruner et al.
patent: 5202973 (1993-04-01), Ramanujan et al.
patent: 6091618 (2000-07-01), Fazio et al.
patent: 6212611 (2001-04-01), Nizar et al.
patent: 6266750 (2001-07-01), DeMone et al.
patent: 6564284 (2003-05-01), Christenson
patent: 6697907 (2004-02-01), Roohparvar
patent: 2 035 632 (1980-06-01), None
patent: WO 95/24678 (1995-09-01), None
patent: PCT US02/20642 (2002-10-01), None
3 Volt Fast Boot Block Flash Memory 28F800F3 and 28F160F3, Intel® Corporation, Order No. 290644-005, pp. i-v and 1-46 (Jan. 2000).
3 Volt Fast Boot Block Flash Memory 28F800F3, 28F160F3 (x16) Specification Update, Intel® Corporation, Order No. 297939-005, pp. i-iii and 1-14 (Feb. 2000).
3 Volt Fast Boot Block Design Guide, Application Note 655, Intel® Corporation, Order No. 292213-003, pp. i-iv and 1-12 (Feb. 2000).
Intel® Flash Data Integrator (FDI) User's Guide, Version 3.0, Intel® Corporation, Order No. 297833-006, pp. i-ix, 1-1 to 1-5, 2-1 to 2-5, 3-1 to 3-12, 4-1 to 4-12, 5-1 to 5-12, 6-1 to 6-24, 7-1 to 7-44, 8-1 to 8-10, 9-1 to 9-13, 10-1 to 10-10, 11-1 to 11-4, 12-1 to 12-5, 13-1 to 13-3, A-1 to A-16, B-1 to B-2, C-1 to C-3 (Aug. 2000).
U.S. Appl. No. 09/895,982, filed Jun. 29, 2001, entitled Virtual-Port Memory and Virtual-Porting, by Lance W. Dover, 33 pages including first page of filing receipt, application cover sheet, 25 pages specification, and 6 pages drawings.

Affiliated with

Also associated with

Rating

Memory control for multiple read requests does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory control for multiple read requests, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control for multiple read requests will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3531049