Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2007-10-15
2011-12-13
Nguyen, Linh (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S028000, C326S032000, C326S033000, C326S083000, C326S087000, C365S191000, C365S198000
Reexamination Certificate
active
08076954
ABSTRACT:
Each of a plurality of memories includes a terminating resistor for preventing signal reflection, and a memory control circuit includes an ODT control circuit for driving the terminating resistor of each memory, and a selector for selecting, from memories except for a memory to be accessed, at least one memory for which driving of the terminating resistor is to be suppressed, in accordance with the memory to be accessed.
REFERENCES:
patent: 6347367 (2002-02-01), Dell et al.
patent: 6762620 (2004-07-01), Jang et al.
patent: 6828819 (2004-12-01), Park et al.
patent: 6977832 (2005-12-01), Isa et al.
patent: 7130228 (2006-10-01), Janzen
patent: 7138823 (2006-11-01), Janzen et al.
patent: 7180327 (2007-02-01), So et al.
patent: 7372293 (2008-05-01), Cox et al.
patent: 7414426 (2008-08-01), Cox et al.
patent: 7449914 (2008-11-01), Kim et al.
patent: 7516281 (2009-04-01), LaBerge
patent: 7532523 (2009-05-01), Braun et al.
patent: 7554353 (2009-06-01), Lee et al.
patent: 7602209 (2009-10-01), Oh et al.
patent: 2002/0125499 (2002-09-01), Matsuzaki et al.
patent: 2003/0039151 (2003-02-01), Matsui
patent: 2004/0098528 (2004-05-01), Janzen
patent: 2005/0212551 (2005-09-01), So et al.
patent: 2008/0056017 (2008-03-01), Suzuki et al.
patent: 2009/0138665 (2009-05-01), Suzuki
patent: 1809824 (2006-07-01), None
patent: 2002268941 (2002-09-01), None
patent: 2003197753 (2003-07-01), None
patent: 2003345735 (2003-12-01), None
patent: 2005285125 (2005-10-01), None
patent: 2007233589 (2007-09-01), None
patent: 2007241799 (2007-09-01), None
PCT International Search Report in corresponding International Application No. PCT/JP2007/070070, dated Dec. 18, 2007.
European Search Report in corresponding European Patent Application No. 07829804.9, Oct. 26, 2009.
Murayama Kohei
Suzuki Takeshi
Canon Kabushiki Kaisha
Fitzpatrick ,Cella, Harper & Scinto
Nguyen Linh
LandOfFree
Memory control circuit, memory control method, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control circuit, memory control method, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control circuit, memory control method, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4308202