Memory configuration with I/O support

Details Memory configuration with I/O support Memory configuration with I/O support

2006-11-28

2006-11-28

Shin, Christopher (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S022000, C710S033000, C710S012000, C710S310000

Reexamination Certificate

active

07143211

ABSTRACT:
The invention relates to a method for configuring a memory with I/O support. The aim of the invention is to guarantee the processor and I/O functional units that function in time-critical conditions the appropriate priority for data access, using simple programs. To this end, an input memory area which the I/O unit can only write into and which the processor unit can only read out of and an output memory area which the I/O unit can only read out of and which the processor unit can only write into are specified in the processor.

REFERENCES:
patent: 4571671 (1986-02-01), Burns et al.
patent: 5490263 (1996-02-01), Hashemi
patent: 5968146 (1999-10-01), Tanaka et al.
patent: 6067595 (2000-05-01), Lindenstruth
patent: 6134155 (2000-10-01), Wen
patent: 6166963 (2000-12-01), Wen
patent: 6212122 (2001-04-01), Wen
patent: 6223236 (2001-04-01), Kori
patent: 6259650 (2001-07-01), Wen
patent: 6907480 (2005-06-01), Takei et al.
patent: 19526798 (1997-05-01), None
patent: 19713178 (1998-10-01), None
patent: 19941196 (2000-12-01), None
patent: 0241129 (1987-10-01), None
patent: 0416281 (1991-03-01), None
patent: 0483441 (1992-05-01), None
patent: 0550163 (1993-07-01), None
patent: 0617530 (1994-09-01), None
patent: 9844421 (1998-10-01), None
“New Fifo Architecture For High Performance Applications” by Jeff Hall;Wescon Technical Papers, Western Periodicals Co., Bd. 33, 1; Nov. 1989; pp. 141-145.
“Bidirectional Fifo In the Processor To Peripheral Communications” by Juli S. Lin;Wescon Technical Papers, Western Periodicals Co., Bd. 33, 1; Nov. 1989; pp. 131-136.
Lin, JC. (1989) “Bidirectional Fifo in the Processor-to-Peripheral Communications”, Wescon Technical Papers, Western Periodicals Co., vol. 33: pp. 131-136.
Hall J. (1989) “New Fifo Architecture for High Performance Applications”, Wescon Technical Papers, Western Periodicals Co., vol. 33: pp. 141-145.

Affiliated with

Also associated with

Rating

Memory configuration with I/O support does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory configuration with I/O support, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory configuration with I/O support will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3691412