Memory configuration scheme enabling parallel decoding of...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06996767

ABSTRACT:
A memory configuration scheme that enables parallel decoding of a single block of turbo-encoded data is described. In this scheme a single code block is divided into multiple subblocks and decoding is performed on subblocks in parallel. The turbo decoder memory is configured so that subblock decoders can access the common memory resources independently of each other. This scheme is different from existing parallel decoding schemes in that it achieves the parallel implementation by applying multiple decoders to a single code block, not by assigning multiple decoders to multiple code blocks. The advantages of this scheme include minimum memory requirement and minimum decoding latency. The minimum memory requirement results from the fact that it needs memory resources only for a single code block regardless of the number of decoders used. The decoding latency is minimum since decoding of a code block is over when decoding on subblocks is completed.

REFERENCES:
patent: 6182261 (2001-01-01), Haller et al.
patent: 6292918 (2001-09-01), Sindhushayana et al.
patent: 6298463 (2001-10-01), Bingeman et al.
patent: 6304995 (2001-10-01), Smith et al.
patent: 6484283 (2002-11-01), Stephen et al.
patent: 6516437 (2003-02-01), Van Stralen et al.
patent: 6760879 (2004-07-01), Giese et al.
patent: 6813742 (2004-11-01), Nguyen

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory configuration scheme enabling parallel decoding of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory configuration scheme enabling parallel decoding of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory configuration scheme enabling parallel decoding of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3694616

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.