Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2006-03-23
2010-12-07
Tsai, Henry W (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C709S201000, C711S170000, C712S010000
Reexamination Certificate
active
07849241
ABSTRACT:
The disclosed heterogeneous processor compresses information to more efficiently store the information in a system memory coupled to the processor. The heterogeneous processor includes a general purpose processor core coupled to one or more processor cores that exhibit an architecture different from the architecture of the general purpose processor core. In one embodiment, the processor dedicates a processor core other than the general purpose processor core to memory compression and decompression tasks. In another embodiment, system memory stores both compressed information and uncompressed information.
REFERENCES:
patent: 5237675 (1993-08-01), Hannon, Jr.
patent: 5479587 (1995-12-01), Campbell et al.
patent: 5729228 (1998-03-01), Franaszek
patent: 5812817 (1998-09-01), Hovis et al.
patent: 5864859 (1999-01-01), Franaszek
patent: 6240419 (2001-05-01), Franaszek
patent: 6549995 (2003-04-01), Schulz et al.
patent: 6879270 (2005-04-01), Veazey
patent: 7024512 (2006-04-01), Franaszek et al.
patent: 7302543 (2007-11-01), Lekatsas et al.
patent: 7480489 (2009-01-01), Eslick et al.
patent: 7548586 (2009-06-01), Mimar
patent: 2004/0141650 (2004-07-01), Hansson et al.
patent: 2004/0162942 (2004-08-01), Lee et al.
patent: 2005/0062746 (2005-03-01), Kataoka et al.
patent: 2006/0069879 (2006-03-01), Inoue et al.
patent: WO2004092913 (2004-10-01), None
Abali—MXT Software Support & Performance—IBM JRD (Mar. 2001).
Armstrong—Advanced Virtualization of POWER5 Systems—IBM JRD (Jul. 2005).
Rambus Flex O Processor Bush Product Brief—Rambus—(Sep. 19, 2005).
Franaszek—Algorithms & Data Structures For Compressed Memory. Machines—IBM JRD (Mar. 20, 2001).
Franaszek—On Internal Organization in Compressed RAM—IBM JRD (Mar. 2001).
Harper—Preface—IBM JRD (Mar. 2001).
Huffman—“A Method for the Construction of Minimum-Redundancy Codes”, Proceedings of the IRE, vol. 40, p. 1098 (1952).
IBM—Cell Broadband Engine Architecture—(pp. 1-319) (Aug. 2005).
Kahle—Intro to the Cell Multiprocessor—IBM JRD (Jul. 2005).
Marketwire—IBM First To Deliver Memory Breakthrough in Servers (Feb. 11, 2002).
Nanda—High Throughput Coherence Control & HW Messaging in Everest—IBM JRD (Mar. 2001).
Page—IBM's Cell Processor; Preview to Greatness? (May 15, 2005).
Rissanen—Generalized Kraft Inequality and Arithmetic Coding IBM JRD (May 1976).
Smith—MXT Competitive Impact—IBM JRD (Mar. 2001).
Tremaine—IBM Memory Expansion Technology (MXT)—IBM JRD (Mar. 2001).
Truduce—Adaptive Main Memory Compression—USENIX—(2005).
Rambus—XDR Technology Summary—Rambus—(Sep. 19, 2005).
Ziv—A Universal. Algorithm For Seq. Data Comp.—IEEE Trans. Info. Theory—vol. IT-23, No. 3, (May 1977).
Ziv—Compression of Individual Sequences via Variable Rate Coding—IEEE T. Info Theory—vol. IT-23, No. 3, (Sep. 1978).
Gschwind Michael Karl
Minor Barry L
International Business Machines - Corporation
Kahler Mark P
Sun Michael
Talpis Matt
Tsai Henry W
LandOfFree
Memory compression method and apparatus for heterogeneous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory compression method and apparatus for heterogeneous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory compression method and apparatus for heterogeneous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4175918