Memory compiler with ultra low power feature and method of use

Details Memory compiler with ultra low power feature and method of use Memory compiler with ultra low power feature and method of use

2006-11-14

2006-11-14

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07137079

ABSTRACT:
The present invention relates to a method of creating a design for a semiconductor memory. In an embodiment, a memory compiler for a semiconductor memory has access to a set of leaf cell designs for use by the memory compiler, the leaf cell designs comprising a power management circuit design as a leaf cell for a memory circuit. A user may elect to allow enablement of an ultra low power feature and the memory compiler creates a design which incorporates the power management circuit in a compiled semiconductor memory macro when the user-selectable option is enabled.

REFERENCES:
patent: 6295627 (2001-09-01), Gowni et al.
patent: 6453448 (2002-09-01), Meyer
patent: 2005/0071693 (2005-03-01), Chun et al.

Affiliated with

Also associated with

Rating

Memory compiler with ultra low power feature and method of use does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory compiler with ultra low power feature and method of use, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory compiler with ultra low power feature and method of use will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3676198