Static information storage and retrieval – Read/write circuit – Including signal comparison
Reexamination Certificate
2006-08-31
2008-12-02
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Including signal comparison
C365S200000, C365S201000, C365S225700
Reexamination Certificate
active
07460413
ABSTRACT:
An improved redundancy architecture for embedded memories in an ASIC chip includes one or more compiler-generated embedded memory instances. Each embedded memory instance has a universal register for storing an address of a defective subunit of the memory instance from a variety of sources. A control block is located on the ASIC chip outside of the memory instances. The control block has a defective memory register for storing an address of a defective memory subunit. The address of a defective memory subunit from the defective memory register in the control block is transferred to the universal interface register in the memory instance. In one embodiment, the control block includes fuses for storing a defective subunit address in binary form. A fuse array is located outside of the memory instances and contains laser fuses that represent address of defective subunits for each memory instance. Alternatively, the control block includes a BISTDR (built-in, self-test, diagnostic, and repair) system that provides an address of a defective memory subunit. Means are provided in the memory instances for comparing incoming memory addresses to address bits for defective memory subunits stored in each memory-instance register.
REFERENCES:
patent: 5796662 (1998-08-01), Kalter et al.
patent: 6055204 (2000-04-01), Bosshart
patent: 6363020 (2002-03-01), Shubat et al.
patent: 6396760 (2002-05-01), Behera et al.
patent: 6400619 (2002-06-01), Hsu et al.
patent: 6552938 (2003-04-01), Anand et al.
patent: 7046561 (2006-05-01), Tooher
patent: 7127647 (2006-10-01), Zorian et al.
patent: 7237154 (2007-06-01), Zorian
Phung Anh
Sofocleous Alexander
Stolowitz Ford Cowger LLP
LandOfFree
Memory compiler redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory compiler redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory compiler redundancy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4029206