Memory command delay balancing in a daisy-chained memory...

Details Memory command delay balancing in a daisy-chained memory... Memory command delay balancing in a daisy-chained memory...

2011-03-15

2011-03-15

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711SE12084

Reexamination Certificate

active

07908451

ABSTRACT:
A methodology for a daisy-chained memory topology wherein, in addition to the prediction of the timing of receipt of a response from a memory module (DIMM), the memory controller can effectively predict when a command sent by it will be executed by the addressee DIMM. By programming DIMM-specific command delay in the DIMM's command delay unit, the command delay balancing methodology according to the present disclosure “normalizes” or “synchronizes” the execution of the command signal across all DIMMs in the memory channel. With such ability to predict command execution timing, the memory controller can efficiently control power profile of all the DRAM devices (or memory modules) on a daisy-chained memory channel. A separate DIMM-specific response delay unit in the DIMM may also be programmed to provide DIMM-specific delay compensation in the response path, further allowing the memory controller to accurately ascertain the timing of receipt of a response thereat, and, hence, to better manage further processing of the response.

REFERENCES:
patent: 4860375 (1989-08-01), McCubbrey et al.
patent: 5043883 (1991-08-01), Inouchi et al.
patent: 5892981 (1999-04-01), Wiggers
patent: 5966731 (1999-10-01), Barth et al.
patent: 6154821 (2000-11-01), Barth et al.
patent: 6173345 (2001-01-01), Stevens
patent: 6502161 (2002-12-01), Perego et al.
patent: 6658523 (2003-12-01), Janzen et al.
patent: 6928571 (2005-08-01), Bonella et al.
patent: 2002/0084458 (2002-07-01), Halbert et al.
patent: 2003/0041224 (2003-02-01), Toda
patent: 2003/0174075 (2003-09-01), Iwata
patent: 2004/0105688 (2004-06-01), Komori
patent: 2004/0153857 (2004-08-01), Yamazaki et al.
patent: 2005/0144409 (2005-06-01), Nodomi et al.
patent: WO 99/19876 (1999-04-01), None

Affiliated with

Also associated with

Rating

Memory command delay balancing in a daisy-chained memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory command delay balancing in a daisy-chained memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory command delay balancing in a daisy-chained memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2718506