Memory circuit yield generator and timing adjustor

Details Memory circuit yield generator and timing adjustor Memory circuit yield generator and timing adjustor

1997-11-12

1999-05-25

Hoang, Huan

Static information storage and retrieval

Read/write circuit

Differential sensing

365205, 36518907, 3652257, G11C 702

Patent

active

059075171

ABSTRACT:
Incremental values of a plurality of capacitors are programmably coupled through ROM core FETs with selective threshold voltages, EPROM core FETs, RAM cells, ROM fuse links or antifuse ROM links to a dummy bit line. The dummy bit line carries a bit line voltage to simulate either the worst case logical one or worst case logical zero within a read-only memory array of memory cells. The dummy bit line voltage is used as a control signal to a trigger circuit. The trigger circuit generates at the appropriate threshold a triggering signal used to control sense amplifiers coupled to the memory circuit. Therefore, by programmably altering the delay time on the dummy bit line, the read cycle of the memory can be programmably altered to either minimize the read time cycle to provide a fast, high quality memory product, or to maximize the read time cycle to provide for a slower but higher yield memory product at less expense.

REFERENCES:
patent: 4658382 (1987-04-01), Tran et al.

Affiliated with

Also associated with

Rating

Memory circuit yield generator and timing adjustor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory circuit yield generator and timing adjustor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit yield generator and timing adjustor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-405423