Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2005-08-23
2005-08-23
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S225700, C365S189120
Reexamination Certificate
active
06934202
ABSTRACT:
The present invention relates to an integrated circuit including at least one matrix network of identical elements capable of being individually addressed at least in a first direction and including, at least for this first direction, at least one redundancy element, and a circuit that reversibly inhibits the operation of a defective element and maintains the circuit operation by using the redundancy element. The integrated circuit also may include a circuit that definitely inhibits the operation of a defective element and maintains the circuit operation by using the redundancy element.
REFERENCES:
patent: 4598388 (1986-07-01), Anderson
patent: 4780851 (1988-10-01), Kurakami
patent: 5005158 (1991-04-01), McClure et al.
patent: 5206583 (1993-04-01), Dawson et al.
patent: 5255217 (1993-10-01), Tan
patent: 5255227 (1993-10-01), Haeffele
patent: 5257229 (1993-10-01), McClure et al.
patent: 5265054 (1993-11-01), McClure
patent: 5295102 (1994-03-01), McClure
patent: 5355340 (1994-10-01), Coker et al.
patent: 5404331 (1995-04-01), McClure
patent: 5446698 (1995-08-01), McClure
patent: 5471426 (1995-11-01), McClure
patent: 5471427 (1995-11-01), Murakami et al.
patent: 5495446 (1996-02-01), Teel et al.
patent: 5498990 (1996-03-01), Leung et al.
patent: 5530674 (1996-06-01), McClure et al.
patent: 5555522 (1996-09-01), Anami et al.
patent: 5572470 (1996-11-01), McClure et al.
patent: 5574688 (1996-11-01), McClure et al.
patent: 5574729 (1996-11-01), Kinoshita et al.
patent: 5592632 (1997-01-01), Leung et al.
patent: 5612918 (1997-03-01), McClure
patent: 5613077 (1997-03-01), Leung et al.
patent: 5666480 (1997-09-01), Leung et al.
patent: 5742556 (1998-04-01), Tavrow et al.
patent: 5771195 (1998-06-01), McClure
patent: 5790462 (1998-08-01), McClure
patent: 5796653 (1998-08-01), Gaultier
patent: 5841709 (1998-11-01), McClure
patent: 5933376 (1999-08-01), Lee
patent: 6101618 (2000-08-01), McClure
French Search Report from French Patent Application 97 06902, filed May 30, 1997.
Jorgenson Lisa K.
Morris James H.
Nguyen Van Thu
SGS-Thomson Microelectronics S.A.
Wolf Greenfield & Sacks P.C.
LandOfFree
Memory circuit with dynamic redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit with dynamic redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit with dynamic redundancy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3459984