Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1991-12-31
1994-02-08
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
36523006, G11C 700
Patent
active
052854078
ABSTRACT:
A memory circuit for use with a spatial light modulator having an array of electrically addressable, micro-mechanical, modulating elements, whose address electrodes determine how that element will affect incident light. The memory circuit has at least one static memory cell in communication with the address electrodes of each modulating element. Each memory cell receives data for determining its micro-mechanical movement via a bit-line down each column of memory cells. A row select signal determines whether the data will be written to that row. A two-level voltage line supplies power to each memory cell, with one level being used for writing to the cell and another level being used for operating the modulating element.
REFERENCES:
patent: 4636981 (1987-01-01), Ogura
patent: 4642798 (1987-02-01), Rao
patent: 4896297 (1990-01-01), Miyatake
patent: 4956619 (1990-09-01), Hornbeck
patent: 4984215 (1991-01-01), Ushida
patent: 5022000 (1991-06-01), Terasawa
patent: 5031149 (1991-07-01), Matsumoto
Gale Richard O.
Perrone Benjamin
Donaldson Richard L.
Kesterson James C.
LaRoche Eugene R.
Stoltz Richard A.
Texas Instruments Incorporated
LandOfFree
Memory circuit for spatial light modulator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit for spatial light modulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit for spatial light modulator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-703129